SL74HCT125
Quad 3-State Noninverting Buffers
High-Performance Silicon-Gate CMOS
The SL74HCT125 is identical in pinout to the LS/ALS125. The SL74HCT125 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs. The SL74HCT125 noninverting buffers are designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The devices have four separate output enables that are activelow. • TTL/NMOS Compatible Input Levels • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 4.5 to 5.5 V • Low Input Current: 1.0 µA
ORDERING INFORMATION SL74HCT125N Plastic SL74HCT125D SOIC TA = -55° to 125° C for all packages
LOGIC DIAGRAM PIN ASSIGNMENT
FUNCTION TABLE
Inputs PIN 14 =VCC PIN 7 = GND A H L X OE L L H Output Y H L Z
X = don’t care Z = high impedance
SLS
System Logic Semiconductor
SL74HCT125
MAXIMUM RATINGS *
Symbol VCC VIN VOUT IIN IOUT ICC PD T stg TL
*
Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)
Value -0.5 to +7.0 -1.5 to VCC +1.5 -0.5 to VCC +0.5 ±20 ±35 ±75 750 500 -65 to +150 260
Unit V V V mA mA mA mW °C °C
Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. +Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C SOIC Package: : - 7 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VIN, VOUT TA tr, t f Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Referenced to GND) Operating Temperature, All Package Types Input Rise and Fall Time (Figure 1) Min 4.5 0 -55 0 Max 5.5 VCC +125 500 Unit V V °C ns
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN a nd VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V ). CC Unused outputs must be left open.
SLS
System Logic Semiconductor
SL74HCT125
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
VCC Symbol Parameter Test Conditions V Guaranteed Limit 25 °C to -55°C 2.0 2.0 0.8 0.8 4.4 5.4 3.98 0.1 0.1 0.26 ±0.1 ±0.5 ≤85 °C 2.0 2.0 0.8 0.8 4.4 5.4 3.84 0.1 0.1 0.33 ±1.0 ±5.0 ≤125 °C 2.0 2.0 0.8 0.8 4.4 5.4 3.7 0.1 0.1 0.4 ±1.0 ±10 µA µA V Unit
VIH VIL VOH
Minimum High-Level Input Voltage Maximum Low -Level Input Voltage Minimum High-Level Output Voltage
VOUT= VCC-0.1 V IOUT≤ 20 µA VOUT=0.1 V IOUT ≤ 20 µA VIN=VIH IOUT ≤ 20 µA VIN=VIH IOUT ≤ 6.0 mA
4.5 5.5 4.5 5.5 4.5 5.5 4.5 4.5 5.5 4.5 5.5 5.5
V V V
VOL
Maximum Low-Level Output Voltage
VIN=VIL IOUT ≤ 20 µA VIN=VIL IOUT ≤ 6.0 mA
IIN IOZ
Maximum Input Leakage Current Maximum Three-State Leakage Current
VIN=VCC or GND Output in High-Impedance State VIN=VIL or VIH VIN=VCC or GND VIN=VCC or GND IOUT=0µA VIN = 2.4 V, Any One Input VIN=VCC or GND, Other Inputs IOUT=0µA
ICC
Maximum Quiescent Supply Current (per Package) Additional Quiescent Supply Current
5.5
4.0
40
160
µA
∆ICC
≥-55°C
25°C to 125°C 2.4
mA
5.5
2.9
SLS
System Logic Semiconductor
SL74HCT125
AC ELECTRICAL CHARACTERISTICS (VCC=5.0 V ± 10%, CL=50pF,Input t r=t f=6.0 ns)
Guaranteed Limit Symbol tPLH, t PHL tPLZ, t PHZ tPZL, t PZH tTLH, t THL CIN COUT Parameter Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3) Maximum Propagation Delay, Output Enable toY (Figures 2 and 4) Maximum Propagation Delay, Output Enable toY (Figures 2 and 4) Maximum Output Transition Time, Any Output (Figures 1 and 3) Maximum Input Capacitance Maximum Three-State Output Capacitance (Output in High-Impedance State) Power Dissipation Capacitance (Per Buffer) CPD Used to determine the no-load dynamic power consumption: PD=CPDVCC2f+ICCVCC 25 °C to -55°C 18 24 18 12 10 15 ≤85°C 23 30 23 15 10 15 ≤125°C 27 36 27 18 10 15 Unit ns ns ns ns pF pF
Typical @25°C,VCC=5.0 V 48 pF
Figure 1. Switching Waveforms
Figure 2. Switching Waveforms
SLS
System Logic Semiconductor
SL74HCT125
Figure 3. Test Circuit
Figure 4. Test Circuit
EXPANDED LOGIC DIAGRAM
(1/4 of the Device)
SLS
System Logic Semiconductor
很抱歉,暂时无法提供与“SL74HCT125”相匹配的价格&库存,您可以联系我们找货
免费人工找货