CXP81720A

CXP81720A/81724A CMOS 8-bit Single Chip Microcomputer For the availability of this product, please contact the sales office. Description The CXP81720A/81724A is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, 32kHz timer/event counter, remote control receiving circuit, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip. Also CXP81720A/81724A provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation. 100 pin QFP (PIastic) 100 pin LQFP (PIastic) Structure Silicon gate CMOS IC Features • A wide instruction set (213 instructions) which cover various types of data — 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation instruction • Minimum instruction cycle During operation 250ns/16MHz (Supply voltage 4.5 to 5.5V) During operation 122µs/32kHz • Incorporated ROM capacity 20K bytes (CXP81720A) 24K bytes (CXP81724A) • Incorporated RAM capacity 800 bytes • Peripheral functions — A/D converter 8-bit, 12-channel, successive approximation system (Conversion time 20.0µs/16MHz) — Serial interface Incorporated 8-bit and 8-stage FIFO, 1-channel (1 to 8 bytes auto transfer) 8-bit serial I/O, 1-channel — Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer 32kHz timer/counter — High precision timing pattern generator PPG 19 pins 32-stage programmable RTG 5-pins 2-channel — PWM/DA gate output 12-bit, 2-channel (Repetitive frequency 62kHz/16MHz) — FRC capture unit Incorporated 26-bit and 8-stage FIFO — PWM output 14-bit, 1-channel — Remote control receiving circuit 8-bit pulse measuring counter, 6-stage FIFO • Interruption 20 factors, 15 vectors, multi-interruption possible • Standby mode SLEEP/STOP • Package 100-pin plastic QFP/LQFP • Piggyback/evaluation chip CXP81800 100-pin ceramic QFP/LQFP Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. –1– E94Z10-ST Block Diagram PI4/INT1/NMI PE1/INT2 AVDD AVREF AVss PE0/INT0 SPC700 CPU CORE PORT B CLOCK GENERATOR/ SYSTEM CONTROL 8 PORT A AN0 to AN3 PF0/AN4 to PF7/AN11 2 8 NMI PA0 to PA7 12 A/D CONVERTER TEX TX EXTAL XTAL RST MP VDD Vss PB0 to PB7 CS0 SI0 SO0 SCK0 FIFO PROM 20K/24K BYTES RAM 800 BYTES PORT C SERIAL INTERFACE UNIT (CH0) 2 PORT D PI7/SI1 PI6/SO1 PI5/SCK1 SERIAL INTERFACE UNIT (CH1) INTERRUPT CONTROLLER 8 PC0 to PC7 8 PD0 to PD7 2 6 4 4 PE0 to PE1 PE2 to PE7 PF0 to PF3 PF4 to PF7 PG6/EXI0 PG7/EXI1 2 FRC CAPTURE UNIT FIFO PORT F 32kHz TIMER/COUNTER PORT G 2 PORT H 12 BIT PWM GENERATOR CH0 2 PE2/PWM0 PE4/DAA0 PE6/DAB0 PE3/PWM1 PE5/DAA1 PE7/DAB1 PROGRAMMABLE PATTERN GENERATOR 4 19 RAM REALTIME PULSE GENERATOR CH0 5 CH1 PORT I PI3/ADJ PA0/PPO0 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 PORT J –2– FIFO PI3/TO 8 BIT TIMER 1 PRESCALER/ TIME BASE TIMER PORT E PE1/EC 8 BIT TIMER/COUNTER 0 PI1/RMC REMOCON INPUT 8 PG0 to PG7 PI2/PWM 14 BIT PWM GENERATOR 8 PH0 to PH7 7 PI1 to PI7 12 BIT PWM GENERATOR CH1 8 PJ0 to PJ7 CXP81720A/81724A CXP81720A/81724A Pin Configuration 1 (Top View) 100 pin QFP package PB6/PPO14 PB7/PPO15 PA0/PPO0 PA1/PPO1 PA2/PPO2 PA3/PPO3 PA4/PPO4 PA5/PPO5 PA6/PPO6 PA7/PPO7 PI3/TO/ADJ PI4/INT1/NMI VSS NC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 PB5/PPO13 PB4/PPO12 PB3/PPO11 PB2/PPO10 PB1/PPO9 PB0/PPO8 PC7/RTO7 PC6/RTO6 PC5/RTO5 PC4/RTO4 PC3/RTO3 PC2/PPO18 PC1/PPO17 PC0/PPO16 PJ7 PJ6 PJ5 PJ4 PJ3 PJ2 PJ1 PJ0 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 PI6/SO1 PI7/SI1 PE0/INT0 PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 PE6/DAB0 PE7/DAB1 PG0 PG1 PG2 PG3 PG4 PG5 PG6/EXI0 PG7/EXI1 AN0 AN1 AN2 AN3 PF0/AN4 PF1/AN5 PF2/AN6 PF3/AN7 AVDD AVREF AVSS PF4/AN8 TX TEX VDD PI1/RMC PI2/PWM Note) 1. NC (Pin 90) is always connected to VDD. 2. Vss (Pins 41 and 88) are both connected to GND. –3– PF7/AN11 PF6/AN10 PF5/AN9 EXTAL SCK0 XTAL RST SO0 PH7 PH6 PH5 PH4 PH3 PH2 PH1 PH0 CS0 VSS MP SI0 PI5/SCK1 CXP81720A/81724A Pin Configuration 2 (Top View) 100 pin LQFP package PB4/PPO12 PB5/PPO13 PB6/PPO14 PB7/PPO15 PA0/PPO0 PA1/PPO1 PA2/PPO2 PA3/PPO3 PA4/PPO4 PA5/PPO5 PA6/PPO6 PA7/PPO7 PI3/TO/ADJ PI4/INT1/NMI PI5/SCK1 PI1/RMC PI2/PWM PI6/SO1 VSS NC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 PB3/PPO11 PB2/PPO10 PB1/PPO9 PB0/PPO8 PC7/RTO7 PC6/RTO6 PC5/RTO5 PC4/RTO4 PC3/RTO3 PC2/PPO18 PC1/PPO17 PC0/PPO16 PJ7 PJ6 PJ5 PJ4 PJ3 PJ2 PJ1 PJ0 PD7 PD6 PD5 PD4 PD3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 PE6/DAB0 PE7/DAB1 PG0 PG1 PG2 PG3 PG4 PG5 PG6/EXI0 PG7/EXI1 AN0 AN1 AN2 AN3 PF0/AN4 PF1/AN5 PF2/AN6 PF3/AN7 AVDD AVREF TX TEX VDD PF5/AN9 PF4/AN8 PI7/SI1 Note) 1. NC (Pin 88) is always connected to VDD. 2. Vss (Pins 39 and 86) are both connected to GND. –4– PF7/AN11 PF6/AN10 EXTAL SCK0 XTAL AVSS SO0 RST PD2 PD1 PD0 PH7 PH6 PH5 PH4 PH3 PH2 PH1 PH0 CS0 VSS SI0 MP PE0/INT0 CXP81720A/81724A Pin Description Symbol PA0/PPO0 to PA7/PPO7 I/O Output/ Real time Output (Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins) (Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins) (Port C) 8-bit I/O port, enables to specify I/O by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins) Description PB0/PPO8 to PB7/PPO15 PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 Output/ Real time Output I/O/ Real time Output I/O/ Real time Output Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins) Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins) PD0 to PD7 I/O (Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins) Input pin to request external interruption. Active when falling edge. External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge. PE0/INT0 Input/input PE1/EC/INT2 PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 PE6/DAB0 PE7/DAB1 AN0 to AN3 PF0/AN4 to PF3/AN7 PF4/AN8 to PF7/AN11 SCK0 SO0 SI0 CS0 Input/input/input Output/output Output/output Output/output Output/output Output/output Output/output Input Input/input (Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins) PWM output pins. (2 pins) DA gate pulse output pins. (4 pins) Analog input pins to A/D converter. (12 pins) (Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins) Output/input I/O Ouput Input Input Serial clock (CH0) I/O pin. Serial data (CH0) output pin. Serial data (CH0) input pin. Serial chip select (CH0) input pin. –5– CXP81720A/81724A Symbol PG0 to PG5 PG6/EXI0 PG7/EXI1 Input I/O (Port G) 8-bit input port. (8 pins) Description Input/input Input/input External input pin to FRC capture unit. PH0 to PH7 Output (Port H) N-ch open drain output of middle tension proof (12V) and high current (12mA). (8 pins) Remote control receiving circuit input pin. 14-bit PWM output pin. (Port I) 7-bit I/O port. I/O port can be specified by the bit unit. (7 pins) Timer/counter, 32kHz oscillation adjustment output pin. Input pin to request external interruption and non maskable interruption. Active when falling edge. Serial clock (CH1) I/O pin. Serial data (CH1) output pin. Serial data (CH1) input pin. (Port J) 8-bit I/O port. Function as standby release input can be specified by the bit unit. I/O can be specified by the bit unit. Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin. Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.) System reset pin of active "Low" level. Microprocessor mode input pin. Always connect to GND. Positive power supply pin of A/D converter. PI1/RMC PI2/PWM PI3/TO/ADJ PI4/INT1/ NMI PI5/SCK1 PI6/SO1 PI7/SI1 PJ0 to PJ7 EXTAL XTAL TEX TX RST MP AVDD AVREF AVss VDD Vss I/O/input I/O/output I/O/output/output I/O/input/input I/O/I/O I/O/output I/O/input I/O Input Output Input Output Input Input Input Reference voltage input pin of A/D converter. GND pin of A/D converter. Positive power supply pin. GND pin. Connect both Vss pins to GND. –6– CXP81720A/81724A Input/Output Circuit Formats for Pins Pin Port A Port B PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 Data bus RD PPO data Circuit format When reset Port A or Port B Hi-Z Output becomes active from high impedance by data writing to port register. 16 pins Port C PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 Data bus PPO, RTO data Port C data IP (Every bit) Input protection circuit Hi-Z Port C direction RD (Port C) 8 pins Port D PD0 to PD7 Port D data IP (Every 4 bits) Data bus PD0 to 3 PD4 to 7 RD (Port D) High current 12mA Hi-Z Port D direction 8 pins –7– CXP81720A/81724A Pin Port E Circuit format Schmitt input When reset PE0/INT0 PE1/EC/INT2 IP Hi-Z Data bus RD (Port E) 2 pins Port E DA gate output or PWM output PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 Hi-Z control Port E data MPX Hi-Z Port/DA output select Data bus 4 pins Port E RD (Port E) DA gate output Hi-Z control MPX PE6/DAB0 PE7/DAB1 Port E data H level Port/DA output select Data bus 2 pins RD (Port E) AN0 to AN3 4 pins Port F PF0/AN4 to PF3/AN7 Input multiplexer IP A/D converter Hi-Z Input multiplexer IP A/D converter Hi-Z Data bus 4 pins RD (Port F) –8– CXP81720A/81724A Pin Port F Circuit format When reset PF4/AN8 to PF7/AN11 Port F data Data bus RD (Port F) Port F selection IP Hi-Z A/D converter Input multiplexer 4 pins Port G IP RD (Port G) Schmitt input Data bus PG0 to PG5 6 pins Hi-Z Note) For PG4 and PG5, CMOS schmitt input or TTL schmitt input can be selected with the mask option. Port G PG6/EXI0 PG7/EXI1 2 pins Port H PH0 to PH7 IP FRC capture unit Hi-Z Data bus RD (Port G) Middle tension proof 12V Port H data Hi-Z High current 12mA Data bus 8 pins Port I RD (Port H) Port I selection PI2: From 14-bit PWM PI3: PI2/PWM PI3/TO/ADJ From timer/counter, 32kHz timer Port I data MPX Hi-Z IP Port I I/O direction Data bus 2 pins RD (Port I) –9– CXP81720A/81724A PIn Port I Circuit format Port I data When reset PI1/RMC PI4/INT1/NMI PI7/SI1 Data bus Port I direction IP RD (Port I) Hi-Z 3 pins PI1: To remote control circuit PI4: To interruption circuit PI7: To serial CH1 Schmitt input Port I Port I function select From serial CH1 Port I data Port I direction MPX Note) PI5 is schmitt input PI6 is inverter input RD (Port I) To serial CH1 PI5/SCK1 PI6/SO1 MPX Hi-Z IP Data bus 2 pins Port J Port J data PJ0 to PJ7 Data bus Port J direction Hi-Z IP RD (Port J) Standby release Edge detection 8 pins CS0 SI0 2 pins Schmitt input IP Hi-Z To SIO SO0 SO0 from SIO Hi-Z 1 pin SO0 output enable – 10 – CXP81720A/81724A PIn Circuit format When reset SCK0 Internal serial clock from SIO IP SCK0 output enable External serial clock to SIO Hi-Z 1 pin Schmitt input EXTAL XTAL EXTAL IP • Shows the circuit composition during oscillation. • Feedback resistor is removed during stop. XTAL becomes "H" level. Oscillation 2 pins XTAL TEX TX 32kHz timer counter TEX IP 2 pins TX • Shows the circuit composition during oscillation. • Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level. Oscillation RST Mask option Pull-up resistor Schmitt input OP IP L level 1 pin MP IP CPU mode Hi-Z 1 pin – 11 – CXP81720A/81724A Absolute Maximum Ratings Item Symbol VDD Supply voltage AVDD AVSS Input voltage Output voltage Medium withstand output voltage High level output current High level total output current Low level output current VIN VOUT VOUTP IOH ∑IOH IOL IOLC Low level total output current Operating temperature Storage temperature Allowable power dissipation ∑IOL Topr Tstg PD Rating –0.3 to +7.0 AVss to +7.0∗1 –0.3 to +0.3 –0.3 to +7.0∗2 –0.3 to +7.0∗2 –0.3 to +15.0 –5 –50 15 20 130 –20 to +75 –55 to +150 600 380 mW Unit V V V V V V mA mA mA mA mA °C °C QFP package type LQFP package type Total of output pins PH pin Remarks (Vss = 0V) Other than high current output pins: per pin High current port pin∗3: per pin Total of output pins ∗1 AVDD and VDD should be set to a same voltage. ∗2 VIN and VOUT should not exceed VDD + 0.3V. ∗3 The high current operation transistors are the N-CH transistors of the PD and PH ports. Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI. – 12 – CXP81720A/81724A Recommended Operating Conditions Item Symbol Min. 4.5 3.5 2.7 2.5 Analog power supply AVDD VIH HIgh level input voltage VIHS VIHTS VIHEX VIL Low level input voltage VILS VILTS VILEX Operating temperature Topr 3.0 0.7VDD 0.8VDD 2.2 VDD – 0.4 0 0 0 –0.3 –20 Max. 5.5 5.5 5.5 5.5 5.5 VDD VDD VDD VDD + 0.3 0.3VDD 0.2VDD 0.8 0.4 +75 V V V V V V V V V °C Unit Remarks (Vss=0V) Guaranteed range during high speed mode (1/2 dividing clock) operation V Guaranteed range during low speed mode (1/16 dividing clock) operation Guaranteed operation range by TEX clock Guaranteed data hold operation range during STOP ∗1 ∗2 CMOS schmitt input∗3 TTL schmitt input∗4 EXTAL pin∗5 TEX pin∗6 ∗2 CMOS schmitt input∗3 TTL schmitt input∗4 EXTAL pin∗5 TEX pin∗6 Supply voltage VDD ∗1 AVDD and VDD should be set to a same voltage. ∗2 Normal input port (each pin of PC, PD, PE0, PE1, PF0 to PF3, PG, PI and PJ), MP pin. ∗3 Each pin of CS0, SI0, SCK0, RST, PE0/INT0, PE1/EC/INT2, PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option), PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1. ∗4 Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option) ∗5 It specifies only when the external clock is input. ∗6 It specifies only when the event count clock is input. – 13 – CXP81720A/81724A Electrical Characteristics DC Characteristics (VDD = 4.5 to 5.5V) Item High level output voltage Low level output voltage Symbol VOH Pins PA to PD, PE2 to PE7, PF4 to PF7, PH (VOL only) PI1 to PI7 PJ, SO0, SCK0 PD, PH IIHE IILE Input current IIHT IILT IILR TEX RST∗1 PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST∗1 EXTAL Conditions VDD = 4.5V, IOH = –0.5mA VDD = 4.5V, IOH = –1.2mA VDD = 4.5V, IOL = 1.8mA VDD = 4.5V, IOL = 3.6mA VDD = 4.5V, IOL = 12.0mA VDD = 5.5V, VIH = 5.5V VDD = 5.5V, VIL = 0.4V VDD = 5.5V, VIH = 5.5V VDD = 5.5V, VIL = 0.4V 0.5 –0.5 0.1 –0.1 –1.5 (Ta = –20 to +75°C, Vss = 0V) Min. 4.0 3.5 0.4 0.6 1.5 40 –40 10 –10 –400 Typ. Max. Unit V V V V V µA µA µA µA µA VOL I/O leakage current IIZ VDD = 5.5V, VI = 0, 5.5V ±10 µA Open drain output leakage current (N-CH Tr OFF in state) ILOH PH VDD = 5.5V VOH = 12V 16MHz crystal oscillation (C1 = C2 = 15pF) VDD = 5V ± 0.5V∗3 SLEEP mode VDD = 5V ± 0.5V 1.1 22 50 µA IDD1 45 mA IDDS1 8 mA Supply current∗2 IDD2 32kHz crystal oscillation (C1 = C2 = 47pF) VDD VDD = 3V ± 0.3V SLEEP mode VDD = 3V ± 0.3V 9 30 µA 35 100 µA IDDS2 IDDS3 STOP mode (EXTAL and TEX pins oscillation stop) VDD = 5V ± 0.5V 10 µA Input capacity CIN Other than VDD, Clock 1MHz Vss, AVDD, and 0V other than the measured pins AVss 10 20 pF ∗1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected. ∗2 When entire output pins are open. ∗3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock). – 14 – CXP81720A/81724A AC Characteristics (1) Clock timing Item System clock frequency System clock input pulse width System clock input rise and fall times Event count clock input pulse width Event count clock input rise and fall times System clock frequency Event count clock input pulse width Event count clock input rise and fall times Symbol fC Pins XTAL EXTAL EXTAL EXTAL EC EC TEX TX TEX TEX (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V) Conditions Fig. 1, Fig. 2 Fig. 1, Fig. 2 (External clock drive) Fig. 1, Fig. 2 (External clock drive) Fig. 3 Fig. 3 Fig. 2 VDD = 2.7 to 5.5V (32kHz clock applied condition) Fig. 3 Fig. 3 32.768 10 20 Min. 1 28 200 Max. Unit 16 MHz ns ns ns 20 ns kHz µs ms tXL, tXH tCR, tCF tEH, tEL tER, tEF fC tsys × 4∗ tTL, tTH tTR, tTF ∗ tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection). tsys [ns] = 2000/fc (Upper 2-bit = "00"), 4000/fc (Upper 2-bit = "01"), 16000/fc (Upper 2-bit = "11") Fig. 1. Clock timing 1/fc VDD – 0.4V EXTAL 0.4V tXH tCF tXL tCR Fig. 2. Clock applied condition Crystal oscillation Ceramic oscillation External clock 32kHz clock applying condition crystal oscillation EXTAL XTAL EXTAL XTAL TEX TX C2 C1 C2 74HC04 C1 Fig. 3. Event count clock timing 0.8VDD 0.2VDD TEX EC tEH tTH tEF tTF tEL tTL tER tTR – 15 – CXP81720A/81724A (2) Serial transfer (CH0) Item CS0 ↓ → SCK0 delay time CS0 ↑ → SCK0 floating delay time CS0 ↓ → SO0 delay time CS0 ↑ → SO0 floating delay time CS0 high level width SCK0 cycle time SCK0 high and low level widths SI0 input setup time (against SCK0 ↑) SI0 input hold time (against SCK0 ↑) SCK0 ↓ → SO0 delay time Symbol Pin SCK0 (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V) Condition Chip select transfer mode (SCK0 = output mode) Chip select transfer mode (SCK0 = output mode) Chip select transfer mode Chip select transfer mode Chip select transfer mode Input mode SCK0 Output mode Input mode SCK0 Output mode SCK0 input mode SI0 SCK0 output mode SCK0 input mode SI0 SCK0 output mode SCK0 input mode SO0 SCK0 output mode Min. Max. Unit ns ns ns ns ns ns ns ns ns ns ns ns ns tDCSK tsys + 200 tsys + 200 tsys + 200 tsys + 200 tsys + 200 2tsys + 200 16000/fc tDCSKF SCK0 tDCSO SO0 tDCSOF SO0 tWHCS CS0 tKCY tKH tKL tSIK tKSI tKSO tsys + 100 8000/fc – 50 100 200 tsys + 200 100 tsys + 200 100 ns ns Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection). tsys [ns] = 2000/fc (Upper 2-bit = "00"), 4000/fc (Upper 2-bit = "01"), 16000/fc (Upper 2-bit = "11") Note 2) The load of SCK0 output mode and SO0 output delay time is 50pF + 1TTL. – 16 – CXP81720A/81724A Fig. 4. Serial transfer CH0 timing tWHCS CS0 0.8VDD 0.2VDD tKCY tDCSK tKL tKH tDCSKF 0.8VDD SCK0 0.2VDD 0.8VDD tSIK tKSI 0.8VDD SI0 Input data 0.2VDD tDCSO tKSO tDCSOF 0.8VDD SO0 Output data 0.2VDD – 17 – CXP81720A/81724A Serial transfer (CH1) Item SCK1 cycle time SCK1 high and low level widths SI1 input setup time (against SCK1 ↑) SI1 input hold time (against SCK1 ↑) SCK1 ↓ → SO1 delay time Symbol Pins SCK1 (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V) Conditions Input mode Output mode Input mode SCK1 Output mode SCK1 input mode SI1 SCK1 output mode SCK1 input mode SI1 SCK1 output mode SCK1 input mode SO1 SCK1 output mode Min. 1000 16000/fc 400 8000/fc – 50 100 200 200 100 200 100 Max. Unit ns ns ns ns ns ns ns ns ns ns tKCY tKH tKL tSIK tKSI tKSO Note) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL. Fig. 5. Serial transfer CH1 timing tKCY tKL tKH SCK1 0.8VDD 0.2VDD tSIK tKSI 0.8VDD SI1 Input data 0.2VDD tKSO 0.8VDD SO1 0.2VDD Output data – 18 – CXP81720A/81724A (3) A/D converter characteristics Item Resolution Linearity error Absolute error Conversion time Sampling time Symbol (Ta = –20 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVSS = 0V) Pins Conditions Min. Typ. Max. 8 Ta = 25°C VDD = AVDD = AVREF = 5.0V VSS = AVSS = 0V ±1 ±2 160/fADC∗ 12/fADC∗ AVREF VDD = AVDD = 4.5 to 5.5V AVDD – 0.5 0 Operating mode AVREF SLEEP mode STOP mode 32kHz operating mode 0.6 1.0 10 AVDD Unit Bits LSB LSB µs µs V V mA µA tCONV tSAMP VIAN IREF AN0 to AN11 Reference input voltage VREF Analog input voltage AVREF current IREFS Fig. 6. Definitions of A/D converter terms FFH FEH Digital conversion value ∗ The value of fADC is as follows by selecting ADC Linearity error 01H 00H VZT Analog input VFT operation clock (MSC: Address 01FFH bit 0). When PS2 is selected, fADC = fc/2 When PS1 is selected, fADC = fc – 19 – CXP81720A/81724A (4) Interruption, reset input Item Symbol (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V) Pin INT0 INT1 INT2 NMI PJ0 to PJ7 RST Condition Min. Max. Unit External interruption high and low level widths tIH tIL tRSL 1 µs Reset input low level width 32/fc µs Fig. 7. Interruption input timing INT0 INT1 INT2 NMI PJ0 to PJ7 (During standby release input) (Falling edge) tIH tIL 0.8VDD 0.2VDD Fig. 8. Reset input timing tRSL RST 0.2VDD (5) Others Item EXI input high and low level width Symbol Pin EXI0 EXI1 (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V) Condition Min. Max. Unit ns tEIH tEIL tsys = 2000/fc tsys + 200 Note) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection). tsys [ns] = 2000/fc (Upper 2-bit = "00"), 4000/fc (Upper 2-bit = "01"), 16000/fc (Upper 2-bit = "11") tFRC [ns] = 1000/fc Fig. 9. Other timings tEIH tEIL EXI0 EXI1 0.8VDD 0.2VDD – 20 – CXP81720A/81724A Supplement Fig. 10. Recommended oscillation circuit (i) (ii) EXTAL XTAL Rd TEX TX Rd C1 C2 C1 C2 Manufacturer Model fc (MHz) 8.00 C1 (pF) 10 C2 (pF) 10 Rd (Ω) Circuit example RIVER ELETEC CO., LTD. HC-49/U03 10.00 12.00 16.00 8.00 5 16 16 12 12 30 0 5 12 12 12 12 18 470k 0 (i) HC-49/U (-S) KINSEKI LTD. 10.00 12.00 16.00 (i) P3 32.768kHz (ii) Those marked with an asterisk (∗) signify types with built-in ground capacitance (C1, C2). Mask option table Item Reset pin pull-up resistor Input circuit format∗ Content Non-existent CMOS schmitt Existent TTL schmitt ∗ The input circuit format can be selected each for PG4 pin and PG5 pin. – 21 – CXP81720A/81724A Characteristics Curve IDD vs. VDD (fc = 16MHz, Ta = 25°C, Typical) 20.0 10.0 1/2 dividing mode 1/4 dividing mode 1/16 dividing mode 20 IDD vs. fc (VDD = 5V, Ta = 25°C, Typical) 1/2 dividing mode IDD – Supply current [mA] 5.0 SLEEP mode 1.0 0.5 32kHz mode (instruction) 32kHz SLEEP mode IDD – Supply current [mA] 15 1/4 dividing mode 10 0.1 (100µA) 0.05 (50µA) 5 0.01 (10µA) 2 3 4 5 6 7 0 10 5 fc – System clock [MHz] 1/16 dividing mode SLEEP mode 16 VDD – Supply voltage [V] – 22 – CXP81720A/81724A Package Outline Unit: mm 100PIN QFP (PLASTIC) + 0.1 0.15 – 0.05 23.9 ± 0.4 + 0.4 20.0 – 0.1 + 0.4 14.0 – 0.01 17.9 ± 0.4 15.8 ± 0.4 A 0.65 ±0.12 M + 0.35 2.75 – 0.15 0.15 0° to 15° DETAIL A 0.8 ± 0.2 (16.3) PACKAGE STRUCTURE PACKAGE MATERIAL SONY CODE EIAJ CODE JEDEC CODE QFP-100P-L01 ∗QFP100-P-1420-A LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT EPOXY RESIN SOLDER PLATING COPPER / 42 ALLOY 1.4g 100PIN LQFP (PLASTIC) 16.0 ± 0.2 ∗ 75 76 14.0 ± 0.1 51 50 100 1 0.5 ± 0.08 + 0.08 0.18 – 0.03 25 26 (0.22) + 0.2 1.5 – 0.1 + 0.05 0.127 – 0.02 0.1 0.1 ± 0.1 0° to 10° DETAIL A 0.5 ± 0.2 NOTE: Dimension “∗” does not include mold protrusion. PACKAGE STRUCTURE PACKAGE MATERIAL EPOXY/PHENOL RESIN SOLDER PLATING 42 ALLOY LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT SONY CODE EIAJ CODE JEDEC CODE LQFP-100P-L01 ∗QFP100-P-1414-A – 23 – 0.5 ± 0.2 A (15.0)