0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74ACT541M

74ACT541M

  • 厂商:

    STMICROELECTRONICS(意法半导体)

  • 封装:

  • 描述:

    74ACT541M - OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) - STMicroelectronics

  • 详情介绍
  • 数据手册
  • 价格&库存
74ACT541M 数据手册
74ACT541 OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) s s s s s s s s s HIGH SPEED: tPD = 4ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.), V IL = 0.8V (MAX.) 50Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 541 IMPROVED LATCH-UP IMMUNITY DIP SOP TSSOP ORDER CODES PACKAGE DIP SOP TSSOP TUBE 74ACT541B 74ACT541M T&R 74ACT541MTR 74ACT541TTR DESCRIPTION The 74ACT541 is an advanced high-speed CMOS OCTAL BUS BUFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS tecnology. The 3 STATE control gate operates as two input AND such that if either G1 and G2 are high, all eight outputs are in the high impedance state. In order to enhance PC board layout, the 74ACT541 offers a pinout having inputs and outputs on opposite sides of the package. This device is designed to interface directly High Speed CMOS systems with TTL, NMOS and CMOS output voltage levlels. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. PIN CONNECTION AND IEC LOGIC SYMBOLS April 2001 1/9 74ACT541 INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 1, 19 2, 3, 4, 5, 6, 7, 8, 9 18, 17, 16, 15, 14, 13, 12, 11 10 20 SYMBOL G1, G2 A1 to A8 Y1 to Y8 NAME AND FUNCTION Output Enable Inputs Data Inputs Data Outputs GND VCC Ground (0V) Positive Supply Voltage TRUTH TABLE INPUTS G1 H X L L X : Don’t Care Z : High Impedance OUTPUT An X X H L Yn Z Z H L G2 X H L L ABSOLUTE MAXIMUM RATINGS Symbol VCC VI VO IIK IOK IO Tstg TL Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current Storage Temperature Lead Temperature (10 sec) Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 ± 20 ± 20 ± 50 ± 400 -65 to +150 300 Unit V V V mA mA mA mA °C °C ICC or IGND DC VCC or Ground Current Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. RECOMMENDED OPERATING CONDITIONS Symbol VCC VI VO Top dt/dv Supply Voltage Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 4.5 to 5.5V (note 1) Parameter Value 4.5 to 5.5 0 to VCC 0 to VCC -55 to 125 8 Unit V V V °C ns/V 1) VIN from 0.8V to 2.0V 2/9 7 4ACT541 DC SPECIFICATIONS Test Condition Symbol Parameter VCC (V) 4.5 5.5 4.5 5.5 4.5 5.5 4.5 5.5 VOL Low Level Output Voltage 4.5 5.5 4.5 5.5 II IOZ Input Leakage Current High Impedance Output Leakege Current Max ICC/Input Quiescent Supply Current Dynamic Output Current (note 1, 2) 5.5 5.5 5.5 5.5 5.5 VO = 0.1 V or VCC-0.1V VO = 0.1 V or VCC-0.1V IO=-50 µA IO=-50 µA IO=-24 mA IO=-24 mA IO=50 µA IO=50 µA IO=24 mA IO=24 mA VI = VCC or GND VI = VIH or VIL VO = VCC or GND VI = VCC - 2.1V VI = VCC or GND VOLD = 1.65 V max VOHD = 3.85 V min 0.6 4 4.4 5.4 3.86 4.86 0.001 0.001 0.1 0.1 0.36 0.36 ± 0.1 ± 0.5 TA = 25°C Min. 2.0 2.0 Typ. 1.5 1.5 1.5 1.5 4.49 5.49 0.8 0.8 4.4 5.4 3.76 4.76 0.1 0.1 0.44 0.44 ±1 ±5 1.5 40 75 -75 Max. Value -40 to 85°C Min. 2.0 2.0 0.8 0.8 4.4 5.4 3.7 4.7 0.1 0.1 0.5 0.5 ±1 ±5 1.6 80 50 -50 µA µA mA µA mA mA V Max. -55 to 125°C Min. 2.0 2.0 0.8 0.8 V Max. V Unit VIH VIL VOH High Level Input Voltage Low Level Input Voltage High Level Output Voltage ICCT ICC IOLD IOHD 1) Maximum test duration 2ms, one output loaded at time 2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50Ω AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns) Test Condition Symbol Parameter VCC (V) 5.0(*) 5.0(*) 5.0(*) TA = 25°C Min. 1.5 1.5 1.5 Typ. 4.0 6.0 5.0 Max. 6.5 7.8 7.8 Value -40 to 85°C Min. 1.5 1.5 1.5 Max. 8.0 9.0 9.0 -55 to 125°C Min. 1.5 1.5 1.5 Max. 8.0 9.0 9.0 ns ns ns Unit tPLH tPHL Propagation Delay Time tPZL tPZH Output Enable Time tPLZ tPHZ Output Disable Time (*) Voltage range is 5.0V ± 0.5V 3/9 74ACT541 CAPACITIVE CHARACTERISTICS Test Condition Symbol Parameter VCC (V) 5.0 5.0 5.0 fIN = 10MHz TA = 25°C Min. Typ. 4 8 22 Max. Value -40 to 85°C Min. Max. -55 to 125°C Min. Max. pF pF pF Unit CIN COUT CPD Input Capacitance Output Capacitance Power Dissipation Capacitance (note 1) 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x f IN + ICC/n (per circuit) TEST CIRCUIT TEST tPLH, tPHL tPZL, tPLZ tPZH, tPHZ CL = 50pF or equivalent (includes jig and probe capacitance) RL = R1 = 500Ω or equivalent RT = ZOUT of pulse generator (typically 50Ω) SWITCH Open 2VCC Open 4/9 7 4ACT541 WAVEFORM 1: PROPAGATION DELAYS (f=1MHz; 50% duty cycle) W AVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 5/9 74ACT541 Plastic DIP-20 (0.25) MECHANICAL DATA mm MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.34 8.5 2.54 22.86 7.1 3.93 0.130 0.053 0.254 1.39 0.45 0.25 25.4 0.335 0.100 0.900 0.280 0.155 1.65 TYP. MAX. MIN. 0.010 0.055 0.018 0.010 1.000 0.065 inch TYP. MAX. DIM. P001J 6/9 7 4ACT541 SO-20 MECHANICAL DATA DIM. MIN. A a1 a2 b b1 C c1 D E e e3 F L M S 7.40 0.50 12.60 10.00 1.27 11.43 7.60 1.27 0.75 8 (max.) 0.291 0.19 13.00 10.65 0.35 0.23 0.50 45 (typ.) 0.496 0.393 0.050 0.450 0.299 0.050 0.029 0.512 0.419 0.10 mm TYP. MAX. 2.65 0.20 2.45 0.49 0.32 0.013 0.009 0.020 0.004 MIN. inch TYP. MAX. 0.104 0.007 0.096 0.019 0.012 P013L 7/9 74ACT541 TSSOP20 MECHANICAL DATA mm MIN. A A1 A2 b c D E E1 e K L 0o 0.50 0.05 0.85 0.19 0.09 6.4 6.25 4.3 6.5 6.4 4.4 0.65 BSC 4o 0.60 8o 0.70 0o 0.020 0.10 0.9 TYP. MAX. 1.1 0.15 0.95 0.30 0.2 6.6 6.5 4.48 0.002 0.335 0.0075 0.0035 0.252 0.246 0.169 0.256 0.252 0.173 0.0256 BSC 4o 0.024 8o 0.028 0.004 0.354 MIN. inch TYP. MAX. 0.433 0.006 0.374 0.0118 0.0079 0.260 0.256 0.176 DIM. A A2 A1 b e K c L E D E1 PIN 1 IDENTIFICATION 1 8/9 7 4ACT541 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com 9/9
74ACT541M
物料型号: - 74ACT541B(DIP封装) - 74ACT541M(SOP封装) - 74ACT541MTR(SOP封装,管式) - 74ACT541TTR(TSSOP封装,管式)

器件简介: 74ACT541是一款高速CMOS八路总线缓冲器(三态),采用亚微米硅门和双层金属C2MOS技术制造。该器件具备3态控制门,当G1和G2任一为高电平时,所有八个输出均为高阻态。为了增强PCB布局,74ACT541提供了将输入和输出放置在封装对侧的引脚排列。

引脚分配: - G1.G2(1, 19引脚):输出使能输入 - A1至A8(2至9引脚):数据输入 - Y1至Y8(11至18引脚):数据输出 - GND(10引脚):地(0V) - Vcc(20引脚):正供电电压

参数特性: - 工作电压范围:4.5V至5.5V - 高速:典型值为4ns的传播延迟($tPD$) - 低功耗:最大为4μA的功耗($Icc$) - 与TTL输出兼容:最小输入高电平电压($VIH$)为2V,最大输入低电平电压($VIL$)为0.8V - 对称输出阻抗:最小输出高电平电流($IOL$)为24mA - 平衡传播延迟:$t_{PLH}$ 约等于 $t_{PHL}$

功能详解: 74ACT541设计用于直接将高速CMOS系统与TTL、NMOS和CMOS输出电平进行接口。所有输入和输出均配备有防静电放电保护电路,提供2KV的ESD保护和瞬态过电压保护。

应用信息: 该器件适用于高速CMOS系统与TTL、NMOS和CMOS输出电平的接口,具备保护电路以防止静电放电,适用于需要高速数据传输和低功耗的应用场合。

封装信息: - DIP封装:74ACT541B - SOP封装:74ACT541M - TSSOP封装:未提供具体型号,但有提及TSSOP封装形式。
74ACT541M 价格&库存

很抱歉,暂时无法提供与“74ACT541M”相匹配的价格&库存,您可以联系我们找货

免费人工找货