74LVQ299
8 BIT PIPO SHIFT REGISTER WITH ASYNCHRONOUS CLEAR
s
s s
s
s
s
s s
s
s
s
HIGH SPEED: tPD = 8.3 ns (TYP.) at VCC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C LOW NOISE: VOLP = 0.5V (TYP.) at VCC = 3.3V 75Ω TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12mA (MIN) at VCC = 3.0 V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 299 IMPROVED LATCH-UP IMMUNITY
SOP
TSSOP
Table 1: Order Codes
PACKAGE SOP TSSOP T&R 74LVQ299MTR 74LVQ299TTR
DESCRIPTION The 74LVQ299 is a low voltage CMOS 8 BIT PIPO SHIFT REGISTER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. Figure 1: Pin Connection And IEC Logic Symbols
These devices have four modes (HOLD, SHIFT LEFT, SHIFT RIGHT and LOAD DATA). Each mode is chosen by two function select inputs (S0, S1) as shown in the Truth Table. When one or both enable inputs, (G1 , G2) are high, the eight input/output terminals are in the high impedance state; however sequential operation or clearing of the register is not affected. Clear function is asynchronous to clock. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
July 2004
Rev. 2
1/15
74LVQ299
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description
PIN N° 1, 19 2, 3 7, 13, 6, 14, 5, 15, 4, 16 8, 17 9 11 12 18 10 20 SYMBOL S0, S1 G1, G2 A/QA to H/QH QA’,QH’ CLEAR SR CLOCK SL GND VCC NAME AND FUNCTION Mode Select Inputs 3-State Output Enable Inputs (Active LOW) Parallel Data Inputs or 3-State Parallel Outputs (Bus Driver) Serial Outputs (Standard Output) Asynchronous Master Reset Input (Active LOW) Serial Data Shift Right Input Clock Input (LOW to HIGH, Edge-triggered) Serial Data Shift Left Input Ground (0V) Positive Supply Voltage
Table 3: Truth Table
INPUTS MODE CLEAR Z CLEAR HOLD SHIFT RIGHT SHIFT LEFT LOAD L L L H H H H H H FUNCTION SELECTED S1 H L X L L L H H H S0 H X L L H H L L H OUTPUT CONTROL G1* X L L L L L L L X G2* X L L L L L L L X X X X X INPUTS/OUTPUTS SERIAL CLOCK SL X X X X X X H L X SR X X X X H L X X X Z L L QA0 H L QBn QBn a Z L L QH0 QGn QGn H L h L L L QA0 H L QBn QBn a L L L QH0 QGn QGn H L h A/QA H/QH QA’ QH’ OUTPUTS
* When one or both controls are high, the eight input/output terminals are the high impedance state: however sequential operation or cleaning of the register is not affected. Z: High Impedance Qn0: The level of An before the indicated steady state input conditions were established. Qnn: The level of Qn before the most recent active transition indicated by OR a, h: The level of the steady state inputs A, H, respectively. X: Don’t Care
2/15
74LVQ299
Figure 3: Logic Diagram
3/15
74LVQ299
Figure 4: Timing Chart
Table 4: Absolute Maximum Ratings
Symbol VCC VI VO IIK IOK IO Tstg TL Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current Storage Temperature Lead Temperature (10 sec) Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 ± 20 ± 20 ± 50 ± 400 -65 to +150 300 Unit V V V mA mA mA mA °C °C
ICC or IGND DC VCC or Ground Current
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied
Table 5: Recommended Operating Conditions
Symbol VCC VI VO Top dt/dv Supply Voltage (note 1) Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 3.0V (note 2) Parameter Value 2 to 3.6 0 to VCC 0 to VCC -55 to 125 0 to 10 Unit V V V °C ns/V
1) Truth Table guaranteed: 1.2V to 3.6V 2) VIN from 0.8V to 2V
4/15
74LVQ299
Table 6: DC Specifications
Test Condition Symbol Parameter VCC (V) TA = 25°C Min. 2.0 0.8 IO=-50 µA 3.0 IO=-12 mA IO=-24 mA VOL Low Level Output Voltage IO=50 µA 3.0 IO=12 mA IO=24 mA II IOZ Input Leakage Current High Impedance Output Leakage Current Quiescent Supply Current Dynamic Output Current (note 1, 2) 3.6 3.6 3.6 3.6 VI = VCC or GND VI = VIH or VIL VO = VCC or GND VI = VCC or GND VOLD = 0.8 V max VOHD = 2 V min ± 0.1 ±0.25 4 36 -25 0.002 0 0.1 0.36 2.9 2.58 2.99 2.9 2.48 2.2 0.1 0.44 0.55 ±1 ± 2.5 40 25 -25 Typ. Max. Value -40 to 85°C Min. 2.0 0.8 2.9 2.48 2.2 0.1 0.44 0.55 ±1 ± 5.0 40 µA µA µA mA mA V V Max. -55 to 125°C Min. 2.0 0.8 Max. V V Unit
VIH VIL VOH
High Level Input Voltage Low Level Input Voltage High Level Output Voltage
3.0 to 3.6
ICC IOLD IOHD
1) Maximum test duration 2ms, one output loaded at time 2) Incident wave switching is guaranteed on transmission lines with impedances as low as 75Ω
Table 7: Dynamic Switching Characteristics
Test Condition Symbol Parameter VCC (V) 3.3 3.3 CL = 50 pF 3.3 0.8 V TA = 25°C Min. Typ. 0.5 -0.8 2 -0.6 Max. 0.8 V V Value -40 to 85°C Min. Max. -55 to 125°C Min. Max. Unit
VOLP VOLV VIHD
VILD
Dynamic Low Voltage Quiet Output (note 1, 2) Dynamic High Voltage Input (note 1, 3) Dynamic Low Voltage Input (note 1, 3)
1) Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. 3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (VILD), 0V to threshold (VIHD), f=1MHz.
5/15
74LVQ299
Table 8: AC Electrical Characteristics (CL = 50 pF, RL = 500 Ω, Input tr = tf = 3ns)
Test Condition Symbol Parameter VCC (V) 2.7 3.3(*) 2.7 3.3(*) 2.7 3.3(*) 2.7 3.3
(*)
Value TA = 25°C Min. Typ. 9.7 8.2 9.8 8.3 8.4 7.1 8.9 7.4 9.9 8.0 9.8 8.0 5.0 4.0 5.0 4.0 4.0 3.0 1.0 1.0 6.0 5.0 1.0 1.0 4.0 3.0 1.0 1.0 1.0 1.0 100 120 2.1 2.0 2.1 2.0 1.4 1.1 -1.3 -1.0 3.1 2.5 -3.1 -2.6 1.5 1.1 -1.5 -1.1 -0.7 -0.5 150 180 0.5 0.5 1.0 1.0 Max. 15.0 12.0 15.0 12.0 14.0 11.0 15.0 12.0 15.0 12.0 15.0 12.0 5.0 4.0 5.0 4.0 4.0 3.0 1.0 1.0 6.0 5.0 1.0 1.0 4.0 3.0 1.0 1.0 1.0 1.0 80 100 1.0 1.0 -40 to 85°C Min. Max. 17.5 14.0 17.5 14.0 16.5 13.0 17.5 14.0 17.5 14.0 17.5 14.0 5.0 4.0 5.0 4.0 4.0 3.0 1.0 1.0 6.0 5.0 1.0 1.0 4.0 3.0 1.0 1.0 1.0 1.0 60 80 1.0 1.0 ns ns ns ns ns ns -55 to 125°C Min. Max. 20.0 16.5 20.0 16.5 19.0 15.0 20.0 16.5 20.0 16.5 20.0 16.5 ns ns ns ns ns ns Unit
tPLH tPHL Propagation Delay Time CLOCK to Q’A or Q’H tPLH tPHL Propagation Delay Time CLOCK to A/QA, H/QH Propagation Delay tPHL Time CLEAR to Q’A or Q’H Propagation Delay Time CLEAR to A/QA, H/QH tPZL tPZH Output Enable Time G1 or G2 to A/QA, H/ QH tPLZ tPHZ Output Disable Time G1 or G2 to A/QA, H/ QH CLEAR Pulse Width tW LOW tW ts CLOCK Pulse Width LOW Setup Time HIGH or LOW (A/QA, H/QH to CLOCK) Hold Time HIGH or LOW (A/QA, H/QH to CLOCK) Setup Time HIGH or LOW (S0 or S1 to CLOCK) Hold Time HIGH or LOW (S0 or S1 to CLOCK) Setup Time HIGH or LOW (SR or SL to CLOCK) Hold Time HIGH or LOW (SR or SL to CLOCK) Recovery Time CLEAR to CLOCK Maximum Clock Frequency Output To Output Skew Time (note1, 2) tPHL
2.7 3.3
(*)
2.7 3.3
(*)
2.7 3.3(*) 2.7 3.3 2.7 3.3
(*)
ns ns
(*)
th
2.7 3.3(*) 2.7 3.3
(*)
ts
th
2.7 3.3(*) 2.7 3.3(*) 2.7 3.3
(*)
ts
th
tREM fMAX tOSLH tOSHL
2.7 3.3(*) 2.7 3.3(*) 2.7 3.3(*)
ns ns ns
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (tOSLH = |tPLHm - tPLHn|, tOSHL = |tPHLm - tPHLn|) 2) Parameter guaranteed by design (*) Voltage range is 3.3V ± 0.3V
6/15
74LVQ299
Table 9: Capacitive Characteristics
Test Condition Symbol Parameter VCC (V) 3.3 TA = 25°C Min. Typ. 4 Max. Value -40 to 85°C Min. Max. -55 to 125°C Min. Max. pF pF 3.3 fIN = 10MHz 10 pF Unit
CIN CI/O CPD
Input Capacitance Bus Input Capacitance Power Dissipation Capacitance (note 1)
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/n (per circuit)
Figure 5: Test Circuit
TEST tPLH, tPHL tPZL, tPLZ tPZH, tPHZ
CL = 50pF or equivalent (includes jig and probe capacitance) RL = R1 = 500Ω or equivalent RT = ZOUT of pulse generator (typically 50Ω)
SWITCH Open 2VCC Open
7/15
74LVQ299
Figure 6: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
Figure 7: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
8/15
74LVQ299
Figure 8: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
Figure 9: Waveform - Propagation Delays (f=1MHz; 50% duty cycle)
9/15
74LVQ299
SO-20 MECHANICAL DATA
DIM. A A1 B C D E e H h L k ddd 10.00 0.25 0.4 0° mm. MIN. 2.35 0.1 0.33 0.23 12.60 7.4 1.27 10.65 0.75 1.27 8° 0.100 0.394 0.010 0.016 0° TYP MAX. 2.65 0.30 0.51 0.32 13.00 7.6 MIN. 0.093 0.004 0.013 0.009 0.496 0.291 0.050 0.419 0.030 0.050 8° 0.004 inch TYP. MAX. 0.104 0.012 0.020 0.013 0.512 0.299
0016022D
10/15
74LVQ299
TSSOP20 MECHANICAL DATA
mm. DIM. MIN. A A1 A2 b c D E E1 e K L 0˚ 0.45 0.60 0.05 0.8 0.19 0.09 6.4 6.2 4.3 6.5 6.4 4.4 0.65 BSC 8˚ 0.75 0˚ 0.018 0.024 1 TYP MAX. 1.2 0.15 1.05 0.30 0.20 6.6 6.6 4.48 0.002 0.031 0.007 0.004 0.252 0.244 0.169 0.256 0.252 0.173 0.0256 BSC 8˚ 0.030 0.004 0.039 MIN. TYP. MAX. 0.047 0.006 0.041 0.012 0.0079 0.260 0.260 0.176 inch
A
A2 A1 b e K c L E
D
E1
PIN 1 IDENTIFICATION
1
0087225C
11/15
74LVQ299
Tape & Reel SO-20 MECHANICAL DATA
mm. DIM. MIN. A C D N T Ao Bo Ko Po P 10.8 13.2 3.1 3.9 11.9 12.8 20.2 60 30.4 11 13.4 3.3 4.1 12.1 0.425 0.520 0.122 0.153 0.468 TYP MAX. 330 13.2 0.504 0.795 2.362 1.197 0.433 0.528 0.130 0.161 0.476 MIN. TYP. MAX. 12.992 0.519 inch
12/15
74LVQ299
Tape & Reel TSSOP20 MECHANICAL DATA
mm. DIM. MIN. A C D N T Ao Bo Ko Po P 6.8 6.9 1.7 3.9 11.9 12.8 20.2 60 22.4 7 7.1 1.9 4.1 12.1 0.268 0.272 0.067 0.153 0.468 TYP MAX. 330 13.2 0.504 0.795 2.362 0.882 0.276 0.280 0.075 0.161 0.476 MIN. TYP. MAX. 12.992 0.519 inch
13/15
74LVQ299
Table 10: Revision History
Date 29-Jul-2004 Revision 2 Description of Changes Ordering Codes Revision - pag. 1.
14/15
74LVQ299
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
15/15
