74VCX16374
LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP (3-STATE)
WITH 3.6V TOLERANT INPUTS AND OUTPUTS
■
■
3.6V TOLERANT INPUTS AND OUTPUTS
HIGH SPEED :
tPD = 3.0 ns (MAX.) at VCC = 3.0 to 3.6V
tPD = 3.4 ns (MAX.) at VCC = 2.3 to 2.7V
tPD = 6.8 ns (MAX.) at VCC = 1.8V
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3.0V
|IOH| = IOL = 18mA (MIN) at VCC = 2.3V
|IOH| = IOL = 6mA (MIN) at VCC = 1.8V
OPERATING VOLTAGE RANGE:
VCC(OPR) = 1.8V to 3.6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 16374
LATCH-UP PERFORMANCE EXCEEDS
300mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
■
■
■
■
■
■
TSSOP
ORDER CODES
PACKAGE
TSSOP
TUBE
T&R
74VCX16374TTR
PIN CONNECTION
DESCRIPTION
The 74VCX16374 is a low voltage CMOS 16 BIT
D-TYPE FLIP-FLOP with 3 STATE OUTPUTS
NON INVERTING fabricated with sub-micron
silicon gate and five-layer metal wiring C2MOS
technology. It is ideal for low power and very high
speed 1.8 to 3.6V applications; it can be interfaced
to 3.6V signal environment for both inputs and
outputs.
These 16 bit D-TYPE flip-flops are controlled by
two clock inputs (nCK) and two output enable
inputs (nOE).
On the positive transition of the (nCK), the nQ
outputs will be set to the logic state that were
setup at the nD inputs.
While the (nOE) input is low, the 8 outputs (nQ)
will be in a normal state (HIGH or LOW logic level)
and while high level the outputs will be in a high
impedance state.
Any output control does not affect the internal
operation of flip flops; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
February 2003
1/12
74VCX16374
INPUT AND OUTPUT EQUIVALENT CIRCUIT
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
IEC LOGIC SYMBOLS
PIN DESCRIPTION
PIN No
SYMBOL
1
1OE
NAME AND FUNCTION
3 State Output Enable
Input (Active LOW)
2, 3, 5, 6, 8, 9, 1Q0 to 1Q7 3-State Outputs
11, 12
13, 14, 16, 17, 2Q0 to 2Q7 3-State Outputs
19, 20, 22, 23
24
2OE
3 State Output Enable
Input (Active LOW)
25
2CK
Clock Input
36, 35, 33, 32, 2D0 to 2D7 Data Inputs
30, 29, 27, 26
47, 46, 44, 43, 1D0 to 1D7 Data Inputs
41, 40, 38, 37
48
1CK
Clock Input
4, 10, 15, 21,
GND
Ground (0V)
28, 34, 39, 45
7, 18, 31, 42
VCC
Positive Supply Voltage
TRUTH TABLE
INPUTS
OE
CK
D
Q
H
X
X
Z
L
X
NO CHANGE*
L
L
L
L
H
H
X : Don‘t Care
Z : High Impedance
2/12
OUTPUT
74VCX16374
LOGIC DIAGRAM
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
This logic diagram has not to be used to estimate propagation delays
ABSOLUTE MAXIMUM RATINGS
Symbol
Value
Unit
Supply Voltage
-0.5 to +4.6
V
VI
DC Input Voltage
-0.5 to +4.6
V
VO
DC Output Voltage (OFF State)
VO
DC Output Voltage (High or Low State) (note 1)
IIK
DC Input Diode Current
IOK
DC Output Diode Current (note 2)
IO
DC Output Current
VCC
Parameter
ICC or IGND DC VCC or Ground Current per Supply Pin
Power Dissipation
PD
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
-0.5 to +4.6
V
-0.5 to VCC + 0.5
- 50
V
mA
- 50
mA
± 50
mA
± 100
mA
400
mW
-65 to +150
°C
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND, VO > VCC
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Value
Unit
V
Supply Voltage
1.8 to 3.6
VI
Input Voltage
-0.3 to 3.6
V
VO
Output Voltage (OFF State)
0 to 3.6
V
VO
Output Voltage (High or Low State)
0 to VCC
V
IOH, IOL
High or Low Level Output Current (VCC = 3.0 to 3.6V)
± 24
mA
IOH, IOL
High or Low Level Output Current (VCC = 2.3 to 2.7V)
± 18
mA
IOH, IOL
High or Low Level Output Current (VCC = 1.8V)
±6
mA
Top
dt/dv
Operating Temperature
Input Rise and Fall Time (note 1)
-55 to 125
°C
0 to 10
ns/V
1) VIN from 0.8V to 2V at VCC = 3.0V
3/12
74VCX16374
DC SPECIFICATIONS (2.7V < VCC < 3.6V unless otherwise specified)
Test Condition
Symbol
VIH
VIL
VOH
Parameter
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
Value
-40 to 85 °C
VCC
(V)
Min.
Max.
2.0
-55 to 125 °C
Min.
Unit
Max.
2.0
2.7 to 3.6
V
0.8
0.8
2.7 to 3.6
IO=-100 µA
VCC-0.2
VCC-0.2
2.7
IO=-12 mA
2.2
2.2
IO=-18 mA
2.4
2.4
IO=-24 mA
2.2
2.2
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
3.0
VOL
Low Level Output
Voltage
2.7 to 3.6
IO=100 µA
0.2
0.2
2.7
IO=12 mA
0.4
0.4
IO=18 mA
0.4
0.4
IO=24 mA
0.55
0.55
2.7 to 3.6
VI = 0 to 3.6V
±5
±5
µA
0
VI or VO = 0 to 3.6V
10
10
µA
2.7 to 3.6
VI = VIH or VIL
VO = 0 to 3.6V
± 10
± 10
µA
VI = VCC or GND
VI or VO = VCC to
3.6V
VIH = VCC - 0.6V
20
20
± 20
± 20
750
750
3.0
II
Ioff
IOZ
ICC
∆ICC
4/12
Input Leakage
Current
Power Off Leakage
Current
High Impedance
Output Leakage
Current
Quiescent Supply
Current
ICC incr. per Input
V
2.7 to 3.6
2.7 to 3.6
V
µA
µA
74VCX16374
DC SPECIFICATIONS (2.3V < VCC < 2.7V unless otherwise specified)
Test Condition
Symbol
VIH
VIL
VOH
Parameter
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
Value
-40 to 85 °C
VCC
(V)
Min.
-55 to 125 °C
Max.
Min.
1.6
Max.
1.6
2.3 to 2.7
V
0.7
2.3 to 2.7
Unit
0.7
IO=-100 µA
VCC-0.2
VCC-0.2
IO=-6 mA
2.0
2.0
IO=-12 mA
1.8
1.8
IO=-18 mA
1.7
1.7
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
2.3
VOL
Low Level Output
Voltage
IO=100 µA
0.2
0.2
IO=12 mA
0.4
0.4
IO=18 mA
0.6
0.6
2.3 to 2.7
VI = 0 to 3.6V
±5
±5
µA
0
VI or VO = 0 to 3.6V
10
10
µA
2.3 to 2.7
VI = VIH or VIL
VO = 0 to 3.6V
± 10
± 10
µA
VI = VCC or GND
20
20
VI or VO = VCC to
3.6V
± 20
± 20
2.3 to 2.7
2.3
II
Ioff
IOZ
ICC
Input Leakage
Current
Power Off Leakage
Current
High Impedance
Output Leakage
Current
Quiescent Supply
Current
V
2.3 to 2.7
V
µA
DC SPECIFICATIONS (1.8V < VCC < 2.3V unless otherwise specified)
Test Condition
Symbol
VIH
VIL
VOH
VOL
II
Ioff
IOZ
ICC
Parameter
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
Low Level Output
Voltage
Input Leakage
Current
Power Off Leakage
Current
High Impedance
Output Leakage
Current
Quiescent Supply
Current
Value
-40 to 85 °C
VCC
(V)
Min.
Max.
0.7 VCC
-55 to 125 °C
Min.
Unit
Max.
0.7 VCC
V
1.8 to 2.3
0.2 VCC
1.8
0.2 VCC
IO=-100 µA
VCC-0.2
VCC-0.2
IO=-6 mA
1.4
1.4
V
V
IO=100 µA
0.2
0.2
IO=6 mA
0.3
0.3
1.8
VI = 0 to 3.6V
±5
±5
µA
0
VI or VO = 0 to 3.6V
10
10
µA
1.8
VI = VIH or VIL
VO = 0 to 3.6V
± 10
± 10
µA
20
20
1.8
VI = VCC or GND
VI or VO = VCC to
3.6V
± 20
± 20
1.8
V
µA
5/12
74VCX16374
DYNAMIC SWITCHING CHARACTERISTICS (Ta = 25°C, Input tr = tf = 2.0ns, CL = 30pF, RL = 500Ω)
Test Condition
Symbol
VOLP
VOLV
Parameter
Value
TA = 25 °C
VCC
(V)
Dynamic Low Voltage Quiet
Output (note 1, 3)
1.8
2.5
3.3
1.8
2.5
3.3
1.8
2.5
3.3
Dynamic Low Voltage Quiet
Output (note 1, 3)
Min.
Typ.
Unit
Max.
0.25
0.6
0.8
-0.25
-0.6
-0.8
1.5
1.9
2.2
VIL = 0V
VIH = VCC
VIL = 0V
VIH = VCC
V
V
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
VOHV
Dynamic High Voltage Quiet
Output (note 2, 3)
VIL = 0V
VIH = VCC
V
1) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
2) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the HIGH state.
3) Parameters guaranteed by design.
AC ELECTRICAL CHARACTERISTICS (CL = 30pF, RL = 500Ω, Input tr = tf = 2.0ns)
Test Condition
Symbol
tPLH tPHL
tPZL tPZH
tPLZ tPHZ
ts
th
tw
fMAX
Parameter
Propagation Delay
Time CK to Qn
Output Enable Time
Output Disable Time
Setup TIme, HIGH or
LOW level Dn to CK
Hold Time High or
LOW level Dn to CK
CK Pulse Width,
HIGH
Clock Pulse
Frequency
tOSLH tOSHL Output To Output
Skew Time (note1, 2)
VCC
(V)
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
1.8
2.3 to 2.7
3.0 to 3.6
Value
-40 to 85 °C
-55 to 125 °C
Min.
Max.
Min.
Max.
1.5
1.0
0.8
1.5
1.0
0.8
1.5
1.0
0.8
2.5
1.5
1.5
1.0
1.0
1.0
4.0
1.5
1.5
125
200
250
6.8
3.4
3.0
9.2
4.6
3.5
6.8
3.8
3.5
1.5
1.0
0.8
1.5
1.0
0.8
1.5
1.0
0.8
2.5
1.5
1.5
1.0
1.0
1.0
4.0
1.5
1.5
110
190
235
8.0
4.3
4.1
10.6
6.0
5.4
8.0
4.7
4.2
0.75
0.5
0.5
Unit
ns
ns
ns
ns
ns
ns
MHz
0.75
0.5
0.5
ns
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|)
2) Parameter guaranteed by design
6/12
74VCX16374
CAPACITIVE CHARACTERISTICS
Test Condition
Symbol
CIN
Parameter
Value
TA = 25 °C
VCC
(V)
Input Capacitance
Min.
Typ.
Unit
Max.
1.8, 2.5 or 3.3
VIN = 0 or VCC
6
pF
COUT
Output Capacitance
1.8, 2.5 or 3.3
VIN = 0 or VCC
7
pF
CPD
Power Dissipation Capacitance
(note 1)
1.8, 2.5 or 3.3
fIN = 10MHz
VIN = 0 or VCC
20
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/16 (per
circuit)
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
TEST CIRCUIT
TEST
SWITCH
tPLH, tPHL
Open
tPZL, tPLZ (VCC = 3.0 to 3.6V)
tPZL, tPLZ (VCC = 2.3 to 2.7V or 1.8V)
2VCC
tPZH, tPHZ
GND
6V
CL = 30 pF or equivalent (includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
WAVEFORM SYMBOL VALUES
VCC
Symbol
VIH
3.0 to3.6V
2.3 to 2.7V
1.8V
2.7V
VCC
VCC
VM
1.5V
VCC/2
VCC/2
VX
VOL + 0.3V
VOL + 0.15V
VOL + 0.15V
VY
VOH - 0.3V
VOH - 0.15V
VOH - 0.15V
7/12
74VCX16374
WAVEFORM 1: nCK TO Qn PROPAGATION DELAYS, nCK MAXIMUM FREQUENCY, Dn TO nCK
SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)
8/12
74VCX16374
WAVEFORM 3 : nCK MINIMUM PULSE WIDTH (f=1MHz; 50% duty cycle)
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
9/12
74VCX16374
TSSOP48 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
MAX.
A
MIN.
TYP.
1.2
A1
0.05
0.047
0.15
A2
MAX.
0.002
0.006
0.9
0.035
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
b
0.17
0.27
0.0067
0.011
c
0.09
0.20
0.0035
0.0079
D
12.4
12.6
0.488
0.496
E
8.1 BSC
E1
6.0
0.318 BSC
6.2
e
0.236
0.5 BSC
0.244
0.0197 BSC
K
0˚
8˚
0˚
8˚
L
0.50
0.75
0.020
0.030
A
A2
A1
b
K
e
L
E
c
D
E1
PIN 1 IDENTIFICATION
1
7065588C
10/12
74VCX16374
Tape & Reel TSSOP48 MECHANICAL DATA
mm.
inch
DIM.
MIN.
A
TYP
MAX.
MIN.
330
C
12.8
D
20.2
13.2
TYP.
MAX.
12.992
0.504
0.519
0.795
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
N
60
T
2.362
30.4
1.197
Ao
8.7
8.9
0.343
0.350
Bo
13.1
13.3
0.516
0.524
Ko
1.5
1.7
0.059
0.067
Po
3.9
4.1
0.153
0.161
P
11.9
12.1
0.468
0.476
11/12
74VCX16374
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
© http://www.st.com
12/12