0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
EVAL6482H

EVAL6482H

  • 厂商:

    STMICROELECTRONICS(意法半导体)

  • 封装:

    -

  • 描述:

    BOARD EVAL FOR L6482H

  • 数据手册
  • 价格&库存
EVAL6482H 数据手册
EVAL6482H High power microstepping motor driver with the L6482H Data brief Applications  High power bipolar stepper motor driving Description The EVAL6482H demonstration board is a high power microstepping motor driver. In combination with the STEVAL-PCC009V2 communication board and the evaluation software, the board allows the user to investigate all the features of the L6482 device. In particular, the board can be used to check the advanced current control and to regulate the L6482 parameters in order to fit the application requirements. The EVAL6482H supports the daisy chain configuration making it suitable for the evaluation of the L6482 in multi motor applications. Features  Voltage range from 10.5 V to 85 V  Low Rds(ON) MOSFETs in DPAK package  SPI with daisy chain feature  FLAG and BUSY LED indicators  Flexible supply voltage management  Suitable for use in combination with the STEVAL-PCC009V2 April 2015 DocID023870 Rev 2 For further information contact your local STMicroelectronics sales office. 1/12 www.st.com Board description EVAL6482H Board description Table 1. EVAL6482H electrical specifications Parameter Value Supply voltage (VS) 10.5 to 85 V Maximum output current (each phase) 6 Ar.m.s. at 25 °C(1) External MOSFET Rds(ON) 33 m typical at 25 °C(2) Gate driver supply voltage (VCC) 7.5 V to 15 V Logic supply voltage 3.3 V Logic interface supply voltage 3.3 V or 5 V Low level logic input 0V High level logic input VDD(3) Operating temperature -25 °C to +125 °C 1. Limited by the mounted sensing resistors. 2. Refer to STD25NF10 datasheet for details. 3. All logic inputs are 5 V tolerant. Figure 1. Jumper and connector location Slave SPI connector FLAG LED BUSY LED Master SPI connector External switch connector (SW input) Application area ADCIN input Power supply connector (10.5 V - 85 V) Supply management connector (VS, VSREG, VCCREG and GND) Supply management jumpers Phase A connector Phase B connector AM15181v1 2/12 DocID023870 Rev 2 EVAL6482H Board description Table 2. Jumper and connector description Name Type Function J5 Power supply Main supply voltage J7 Power output Power bridge A outputs J8 Power output Power bridge B outputs J6 Power supply Integrated voltage regulator inputs J3 SPI Master SPI connector J4 SPI Slave SPI connector JP1 Jumper VS to VSREG jumper JP2 Jumper VSREG to VCC jumper JP3 Jumper VCC to VCCREG jumper JP4 Jumper VCCREG to VREG jumper JP5 Jumper VREG to VDD jumper JP6 Jumper VDD to 3.3 V from SPI connector jumper JP7 Jumper Daisy chain termination jumper JP8 Jumper STBY to VS pull-up jumper Table 3. Master SPI connector pinout (J3) Pin number Type Description 1 Open drain output L6482 BUSY output 2 Open drain output L6482 FLAG output 3 Ground Ground 4 Supply EXT_VDD (can be used as external logic power supply) 5 Digital output SPI “Master In Slave Out” signal (connected to the L6482 SDO output through daisy chain termination jumper JP7) 6 Digital input SPI serial clock signal (connected to L6482 CK input) 7 Digital input SPI “Master Out Slave In” signal (connected to L6482 SDI input) 8 Digital input SPI slave select signal (connected to L6482 CS input) 9 Digital input L6482 step-clock input 10 Digital input L6482 standby/reset input DocID023870 Rev 2 3/12 12 Board description EVAL6482H Table 4. Slave SPI connector pinout (J4) 4/12 Pin number Type Description 1 Open drain output L6482 BUSY output 2 Open drain output L6482 FLAG output 3 Ground Ground 4 Supply EXT_VDD (can be used as external logic power supply) 5 Digital output SPI “Master In Slave Out” signal (connected to pin 5 of J3) 6 Digital input SPI serial clock signal (connected to L6482 CK input) 7 Digital input SPI “Master Out Slave In” signal (connected to L6482 SDO output) 8 Digital input SPI slave select signal (connected to L6482 CS input) 9 Digital input L6482 step-clock input 10 Digital input L6482 standby/reset input DocID023870 Rev 2 C3 1 DocID023870 Rev 2 2 1 3 5 7 9 1 3 5 7 9 J4 SPI_OUT J3 SPI_IN 2 4 6 8 10 2 4 6 8 10 2 1 CK nCS STBY_RESET FLAG CK nCS STBY_RESET 3V3 3V3 1 JP5 BUSY DL1 LED - AMBER R4 470 R2 39k VDD VDD VDD VDD VDD BUSY FLAG FLAG 30 31 24 25 26 28 14 15 5 13 27 11 10 12 C8 100n/100V L6482 6 VS 1 D1 8 29 16 9 3 2 7 39 GND VBOOT C9 47n/100V BAV99 C1 470n/25V CP PGND DGND AGND BUSY_SYNC FLAG CS CK SDI SDO STBY_RES SW STCK OSC_IN OSC_OUT ADC_IN VREG VDD VCC_REG VCC VS_REG U1 C2 220n/100V VS Application reference STCK BUSY FLAG VS_REG C7 470n/25V VDD 2 3V3 nCS CK SDI SDO DL2 LED - RED R5 470 R3 39k 1 JP6 34 33 32 VDD 2 VCC C6 100n/25V VREG VREG 2 VREG VCC_REG C5 22u/6V3 C12 100p/6V3 C4 100n/4V FLAG C13 10n/6V3 STBY_RESET ADC_IN VREG 1 JP4 VCC_REG 2 STCK BUSY SDI STCK BUSY C10 10n/6V3 STBY ADC_IN 100n/6V3 VDD VCC VCC 2 JP3 1 2 SDO 1 2 J2 N.M. R1 100 OSCIN OSCOUT STCK FLAG BUSY 1 VCC 1 JP7 1 2 1 GND 1 STCK 1 FLAG 1 J1 N.M. GND STCK FLAG BUSY BUSY 1 STBY_RESET STBY 1 ADC_IN ADC_IN 2 JP2 VS_REG 1 STBY 1 VS VS 1 JP1 1 ADCIN VS SENSEB G_HS_B2 OUT_B2 G_LS_B2 G_HS_B1 OUT_B1 G_LS_B1 SENSEA G_HS_A2 OUT_A2 G_LS_A2 G_HS_A1 OUT_A1 G_LS_A1 23 22 21 20 17 18 19 35 36 37 38 3 2 1 SENSEB G_HS_B2 OUTB2 G_LS_B2 G_HS_B1 OUTB1 G_LS_B1 SENSEA G_HS_A2 OUTA2 G_LS_A2 G_HS_A1 OUTA1 G_LS_A1 EVAL6482H Board description Figure 2. EVAL6482H schematic - part 1/2 1 AM15182v1 5/12 12 6/12 STBY DocID023870 Rev 2 R17 3 50k/0.125W 3 D2 BZX585-B3V3 2 4 1 3 2 D3 BZX585-B3V6 R7 100k/0.125W 4 JP8 R9 N.M. 3 R18 0R1/2W ADC_IN R19 0R1/2W 1 1 G_LS_A2 OUTA2 G_HS_A2 SENSEB G_LS_B1 OUTB1 C15 220n/100V G_HS_B1 VS 1 1 4 Q6 STD25NF10 OUTA 2 Q2 STD25NF10 3 R6 100k/0.125W VS 1 J7 1 2 Q5 STD25NF10 1 Q1 STD25NF10 J8 R20 R21 0R1/2W 0R1/2W Q8 STD25NF10 2 Q4 STD25NF10 OUTB Q7 STD25NF10 1 Q3 STD25NF10 VS 1 2 SENSEA VS 1 VS 4 G_LS_A1 OUTA1 C14 220n/100V G_HS_A1 Application reference C11A 220u/100V 4 VDD VCC_REG + 3 VS_REG VS_REG C11 220u/100V 4 N.M. 1 2 3 4 VS + OPTION 4 J6 J5 2 1 4 VS VS_REG VCC_REG GND GND VS VS 1 1 G_LS_B2 OUTB2 G_HS_B2 Board description EVAL6482H Figure 3. EVAL6482H schematic - part 2/2 3 3 3 1 AM15183v1 EVAL6482H Board description Table 5. EVAL6482H - bill of material Item Quantity Reference Value Package 1 9 VS, VREG, VDD, VCC, STCK, STBY, FLAG, BUSY, ADCIN TPTH-RING (red) TPTH-RING-1MM 2 1 GND TP-RING (black) TPTH-RING-1MM 3 2 C1,C7 470 nF/25 V CAPC-0603 4 3 C2, C14, C15 220 nF/100 V CAPC-0805 5 1 C3 100 nF/6.3 V CAPC-0603 6 1 C4 100 nF/4 V CAPC-0603 7 1 C5 22 µF/6.3 V CAPC-1206 8 1 C6 100 nF/25 V CAPC-0603 9 1 C8 100 nF/100 V CAPC-0603 10 1 C9 47 nF/100 V CAPC-0805 11 2 C10, C13 10 nF/6.3 V CAPC-0603 12 1 C11 220 µF/100 V CAPES-R18H17 13 1 C11A 220 µF/100 V CAPE-R16H21-P75 14 1 C12 100 pF/6.3 V CAPC-0603 15 1 DL1 LED amber LEDC-0805 16 1 DL2 LED red LEDC-0805 17 1 D1 BAV99 SOT-23 18 1 D2 BZX585-B3V3 SOD523 19 1 D3 BZX585-B3V6 SOD523 20 5 JP1, JP3, JP5, JP7, JP8 Jumper CLOSED JP2SO 21 3 JP2, JP4, JP6 Jumper OPEN JP2SO 22 2 J1, J2 N. M. STRIP254P-M-2 23 1 J3 Pol. IDC male header vertical 10 poles (black) CON-FLAT-5X2-180M 24 1 J4 Pol. IDC male header vertical 10 poles (gray) CON-FLAT-5X2-180M 25 3 J5, J7, J8 Screw connector 2 poles MORSV-508-2P 26 1 J6 N. M. STRIP254P-M-4 27 8 Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8 STD25NF10 DPAK 28 1 R1 100  RESC-0603 29 2 R2, R3 39 k RESC-0603 30 2 R4, R5 470  RESC-0603 31 2 R6, R7 100 k/ 0.125 W RESC-0603 DocID023870 Rev 2 7/12 12 Board description EVAL6482H Table 5. EVAL6482H - bill of material (continued) Item Quantity Reference Value Package 32 1 R9 N. M. RESC-0603 33 1 R17 50 k/ 0.125 W TRIMM-100X50X110-64W 34 4 R18, R19, R20, R21 0.1 /2W RESC-2010 35 1 U1 L6482 HTSSOP050P-660X110-38-EP 8/12 DocID023870 Rev 2 EVAL6482H Board description Figure 4. EVAL6482H - layout (top layer) AM15185v1 Figure 5. EVAL6482H - layout (inner layer 2) AM15187v1 DocID023870 Rev 2 9/12 12 Board description EVAL6482H Figure 6. EVAL6482H - layout (inner layer 3) AM15188v1 Figure 7. EVAL6482H - layout (bottom layer) AM15189v1 10/12 DocID023870 Rev 2 EVAL6482H Revision history Revision history Table 6. Document revision history Date Revision Changes 30-Oct-2012 1 Initial release. 03-Apr-2015 2 Removed Figure 4. EVAL6482H - layout (silkscreen) from page 8. Minor modifications throughout document. DocID023870 Rev 2 11/12 12 EVAL6482H IMPORTANT NOTICE – PLEASE READ CAREFULLY STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement. Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products. No license, express or implied, to any intellectual property right is granted by ST herein. Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product. ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces information previously supplied in any prior versions of this document. © 2015 STMicroelectronics – All rights reserved 12/12 DocID023870 Rev 2
EVAL6482H 价格&库存

很抱歉,暂时无法提供与“EVAL6482H”相匹配的价格&库存,您可以联系我们找货

免费人工找货