L6450

L6450 28 CHANNEL INK JET DRIVER ADVANCE DATA 40V DMOS OUTPUT BREAKDOWN TWO DECODER OPTIONS ARE INCLUDED PRECISE OUTPUT ENERGY ESD OUTPUT PROTECTION WITH CLAMPING DIODES VERY LOW QUIESCENT CURRENT PLCC44 OR PQFP44 (10 x 10mm) DESCRIPTION The L6450 is realized in Multipower BCD Technology which combines isolated DMOS power transistors with CMOS and Bipolar circuits on the same IC. By using mixed technology it has been possible to optimize the logic circuitry and the power stage to achieve the best possible performances. Intended to be used in ink jet Printer Applications as 4 to 28 (2 x 14) or 3 to 28 (4 x 7) lines selectable decoder/driver, the L6450 device driver has the advantages of low power CMOS inputs and logic, with 28 high current and high voltage DMOS outputs capable of sustaining a maximum of 40V. On system power up the output drivers are locked out using the chip enable function; four enable inBLOCK DIAGRAM (case of 4 bit) MULTIPOWER BCD TECHNOLOGY PQFP44 PLCC44 puts are available for the different driver banks. An internal power-on system is implemented in order to avoid wrong output commutation during the supply voltage transients. Using a mask option during manufacturing allows a different decoding. Control of the energy delivered to the print head is made by means of a special circuitry. All driver outputs are capable of withdstanding a contact discharge of ±8KV with the IC biased. March 1994 1/9 This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice. L6450 BLOCK DIAGRAM (case of 3 bit) PQFP44 PIN CONNECTION (Top view) 2/9 L6450 PLCC44 PIN CONNECTION (Top view) PIN FUNCTIONS Name VDD GND OUT0 to OUT27 CLAMP 5V Logic Supply. Logic and Power Ground. DMOS Outputs. This pins have to be connected to the power supply voltage of the head resistors, each of the output DMOS have their drain connected with the anode of a protection diode, all the catodes of the protection diodes are collected to the pins clamp. If the CLAMP pins are not connected to the power, the device is not supplied. Decoder inputs. The input IND shares the pin with the other input COM3, the two different functions are selected by the pin Bench. A low logic input on this pins enable the outputs selected by the decoder inputs according to the logic level of the pin bench. The input COM3 shares the pin with the other input IND, the two different functions are selected by the pin Bench. A logic high enable the chip. Function INA, INB, INC, IND COM1, COM2, COM3, COM4 CHIP ENABLE THERMAL DATA Symbol Rth j-amb Parameter Thermal Resistance Junction-Ambient Max. PQFP44 55 (*) PLCC44 65 (*) Unit °C/W (*) device mounted on PCB. 3/9 L6450 ABSOLUTE MAXIMUM RATINGS Symbol VOUT VCLAMP IOUT IPEAK TJ VDD VIN Tamb Tstg Output Voltage Output Clamping Voltage Output Continuous Current Output Peak Current (with duty cycle = 10% TON = 4µs) Junction Temperature Logic Supply Voltage Input Voltage Range Operating Temperature Range Storage Temperature Range Parameter Value 40 40 0.8 2 150 7 -0.3V to VS +0.3 0 to 70 -55 to 150 Unit V V A A °C V V °C °C D.C. ELECTRICAL CHARACTERISTICS at Tamb = 25°C, VDD = 5V, Vclamp = 18V (unless otherwise specified). Symbol VDD VCLAMP VIL VIH ILL ILH IDD VOUT Parameter Logic Supply Voltage Clamping Voltage Low Level Input Voltage High Level Input Current Low Level Input Current High Level Input Current Logic Supply Current Output Saturation Voltage VIN = VIL VIN = VIH (Indipendent from the output conditions) Tj Tj Tj Tj 25 °C D.C. 0.4A 25 °C D.C. 0.5A 90 °C D.C. 0.4A 90 °C D.C. 0.5A 0.9 1.1 1.4 1.7 ±0.2 ±0.25 VDD -1.2 -200 10 5 Test Condition Min. 4.75 9 Typ. 5 Max. 5.25 38 1.2 Unit V V V V µA µA mA V V V V V V ∆VCE Output saturation absolute voltage variation around the typ. values for extended temperature ranges Tj = 25°C to 90°C D.C.: 0.4A Tj = 25°C to 90°C D.C.: 0.5A RDS ON 2.2 Ω A.C. ELECTRICAL CHARACTERISTICS at Tamb = 25°C, VDD = 5V. Symbol TS TH Ton Toff tr tf Twout ∆PD Signal Name INA, INB, INC, IND Vs COMn INA, INB, INC, IND Vs COMn COM1,2,3,4 VS OUT 0 to N COM1,2,3,4 VS OUT 0 to N Parameter SET - UP Time HOLD Time TURN - ON Time TURN - OFF Time Rise Time Fall Time Output Pulse Width Maximum allowable variation of the output power transmitted by each driver to the resistive load Twin = 3.5µs RL = 40Ω IOUT = 0.5A RL = 39Ω VCLAMP = 18V - 20 IOUT = 0.5A, RL = 39Ω Tj = 25 to 90°C IOUT = 0.5A, RL = 39Ω Tj = 25 to 90°C Test Condition Min. 30 0 150 150 100 100 Twin + 80 ±4 Typ. Max. Unit ns ns ns ns ns ns ns % 4/9 L6450 Figure 1: Timing Waveforms OUTPUT SELECTION 1)Decoder Truth Table when the BENCH = HIGH; IND/COM3 = is selected as input decoder ind; COM1 = a low input enable the OUT0 to OUT13; COM2 = A Low Input Enable the OUT14 to OUT27 IND 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 INC 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 INB 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 INA (LSB) 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 OUTPUTS 0.27 1.26 2.25 3.24 4.23 5.22 6.21 7.20 8.19 9.18 10.17 11.16 12.15 13.14 ALL OFF ALL OFF 2)Decoder Truth Table when the BENCH = LOW; IND/COM3 = is selected as COM3 COM1: A Low Input Enable the OUT0 to OUT6 COM2: A Low Input Enable the OUT7 to OUT13 COM3: A Low Input Enable the OUT14 to OUT20 COM4: A Low Input Enable the OUT21 to OUT27 INC 0 0 0 0 1 1 1 1 INB 0 0 1 1 0 0 1 1 INA (LSB) 0 1 0 1 0 1 0 1 OUTPUTS 0, 7,27, 20 1, 8, 26, 19 2, 9, 25, 18 3, 10, 24, 17 4, 11, 23, 16 5, 12, 22, 15 6, 13, 21, 14 ALL OFF 5/9 L6450 Figure 2: Application Circuit 6/9 L6450 PQFP44 (14 x 14) PACKAGE MECHANICAL DATA DIM. MIN. A A1 A2 B C D D1 D3 e E E1 E3 L L1 K 0.65 16.95 13.90 0.25 2.55 0.35 0.13 16.95 13.90 17.20 14.00 10.00 1.00 17.20 14.00 10.00 0.80 1.60 0°(min.), 7°(max.) 0.95 0.025 17.45 14.10 0.667 0.547 2.80 3.05 0.50 0.23 17.45 14.10 mm TYP. MAX. 3.40 0.0098 0.100 0.0138 0.005 0.667 0.547 0.677 0.551 0.394 0.039 0.677 0.551 0.394 0.0315 0.063 0.0374 0.687 0.555 0.110 0.120 0.0197 0.009 0.687 0.555 MIN. inch TYP. MAX. 0.134 D D1 D3 A1 33 34 23 22 0.10mm .004 Seating Plane A A2 E3 E1 B 44 1 11 12 E B C K e L1 PQFP44 L 7/9 L6450 PLCC44 PACKAGE MECHANICAL DATA DIM. MIN. A B C D d1 d2 E e e3 F F1 G M M1 1.16 1.14 14.99 1.27 12.7 0.46 0.71 0.101 0.046 0.045 17.4 16.51 3.65 4.2 2.59 0.68 16 0.590 0.050 0.500 0.018 0.028 0.004 mm TYP. MAX. 17.65 16.65 3.7 4.57 2.74 MIN. 0.685 0.650 0.144 0.165 0.102 0.027 0.630 inch TYP. MAX. 0.695 0.656 0.146 0.180 0.108 8/9 L6450 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. © 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A. 9/9