L6725

L6725 L6725A Voltage mode PWM controller with bootstrap anti-discharging system Features ■ ■ ■ Input voltage range from 1.8V to 18V Supply voltage range from 4.5V to 18V Adjustable output voltage down to 0.6V with ±0.8% accuracy over line voltage and temperature (0°C~125°C) Fixed frequency voltage mode control 0% to 100% duty cycle External input voltage reference Soft-start and inhibit Bootstrap anti-discharging system High current embedded drivers Predictive anti-cross conduction control Programmable high-side and low-side RDS(on) sense over-current-protection Sink current capability Selectable switching frequency 250KHz/ 500KHz Power good and synch available with L6725A Pre-bias start up capability Over voltage protection Thermal shut-down Package: SO16N SO16N (Narrow) ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Applications ■ ■ Low voltage distributed DC-DC Graphic cards Table 1. Device summary Order codes L6725 L6725TR L6725A L6725ATR Package SO16N SO16N SO16N SO16N Packing Tube Tape & Reel Tube Tape & Reel June 2007 Rev 5 1/32 www.st.com 32 Contents L6725 - L6725A Contents 1 Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1.1 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2 Electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1 2.2 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 3 4 5 Pin connections and functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Device description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10 Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Internal LDO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Bypassing the LDO to avoid the voltage drop with low Vcc . . . . . . . . . . . . . 11 Internal and external references . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Error amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Soft start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Driver section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Monitoring and protections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Hiccup mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Thermal shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2/32 L6725 - L6725A 5.11 5.12 Contents Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Bootstrap anti-discharging system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 5.12.1 Fan's power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6 Application details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.1 6.2 6.3 6.4 Inductor design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Output capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Input capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Compensation network . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7 L6725 demoboard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.1 7.2 20A board description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5A board description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8 9 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 3/32 Summary description L6725 - L6725A 1 Summary description The device is a flexible high performance PWM buck controller dedicated for low voltage distributed DC-DC. The input voltage can range from 1.8V to 18V, while the supply voltage can range from 4.5V to 18V. The output voltage is adjustable down to 0.6V. High peak current gate drivers provide for fast switching to the external power section, and the output current can be in excess of 20A. The device is capable to manage minimum on-times (TON) shorter than 100ns making possible conversions with very low duty cycle and very high switching frequency. In order to guarantee a real overcurrent protection, also with very narrow TON, the current sense is realized both on the high-side and low-side MOSFETs. When necessary, two different current limit protections can be externally set through an external resistor. The device can sink current after the soft-start phase while, during the soft-start, the sink mode capability is disabled in order to allow a proper start-up also in pre-biased output voltage conditions. Other features are over-voltage-protection and thermal shutdown. 1.1 Functional description Figure 1. Block diagram V cc = 4.5 V -14 V Vcc = 14V - 18V Vin = 14V - 18V V in=1.8V-14V O CL OCH VCCDR BOOT L DO SS M onitor Protection and Ref HGATE OSC EAREF - PHASE V OUT L6725 PGOOD LGATE + - 0 .6V + PWM S YNCH + PGND P GND E/A GND FB FB C OMP 4/32 L6725 - L6725A Electrical data 2 2.1 Table 2. Electrical data Maximum rating Absolute maximum ratings Parameter VCC to GND and PGND, OCH Value -0.3 to 20 0 to 6 0 to VBOOT - VPHASE BOOT PHASE VPHASE PHASE Spike, transient < 50ns (FSW = 500KHz) SS, FB, EAREF, OCL, LGATE, COMP, VCCDR OCH Pin OTHER PINS Maximum withstanding voltage range Test Condition: CDF-AEC-Q100-002 "Human Body Model" Acceptance Criteria: "Normal Performance" -0.3 to 26 -1 to 20 -3 +24 -0.3 to 6 ±1500 V ±2000 V V Unit V \ V V Symbol VCC VBOOT - VPHASE Boot voltage VHGATE - VPHASE VBOOT 2.2 Table 3. Thermal data Thermal data Description Max. thermal resistance junction to ambient Storage temperature range Junction operating temperature range Ambient operating temperature range Value 50 -40 to 150 -40 to 125 -40 to +85 Unit °C/W °C °C °C Symbol RthJA(1) TSTG TJ TA 1. Package mounted on demoboard 5/32 Pin connections and functions L6725 - L6725A 3 Figure 2. Pin connections and functions Pins connection (top view) COMP SS/INH EAREF OCL OCH PHASE HGATE BOOT 1 2 3 4 5 16 15 14 13 12 11 10 9 FB SGND SYNCH/NC PGOOD/NC VCC VCCDR LGATE PGND 6 7 8 SO16N Table 4. Pin n° 1 Pin functions Name COMP Function This pin is connected to the error amplifier output and is used to compensate the voltage control feedback loop. The soft-start time is programmed connecting an external capacitor from this pin to GND. The internal current generator forces a current of 10µA through the capacitor. When the voltage at this pin is lower than 0.5V the device is disabled. By setting the voltage at this pin is possible to select the internal/external reference and the switching frequency: VEAREF 0-80% of VCCDR -> External Reference/FSW = 250KHz 2 SS/INH 3 EAREF VEAREF = 80% - 95% of VCCDR -> VREF = 0.6V/FSW = 500KHz VEAREF = 95% - 100% of VCCDR ->VREF = 0.6V/FSW = 250KHz An internal clamp limits the maximum VEAREF at 2.5V (typ.). The device captures the analog value present at this pin at the start-up when VCC meets the UVLO threshold. A resistor connected from this pin to ground sets the valley- current-limit. The valley current is sensed through the low-side MOSFET(s). The internal current generator sources a current of 100µA (IOCL) from this pin to ground through the external resistor (ROCL). The over-current threshold is given by the following equation: I VALLEY = IOCL ⋅ R OCL 2 ⋅ RDSonLS 4 OCL 6/32 L6725 - L6725A Table 4. Pin n° Pin connections and functions Pin functions Name Function A resistor connected from this pin and the high-side MOSFET(s) drain sets the peakcurrent-limit. The peak current is sensed through the high-side MOSFET(s). The internal 100µA current generator (IOCH) sinks a current from the drain through the external resistor (ROCH). The over-current threshold is given by the following equation: IPEAK = IOCH ⋅ R OCH RDSonHS 5 OCH 6 7 8 9 10 11 12 PHASE HGATE BOOT PGND LGATE VCCDR VCC PGOOD (L6725A) N.C. (L6725) SYNCH (L6725A) N.C. (L6725) SGND FB This pin is connected to the source of the high-side MOSFET(s) and provides the return path for the high-side driver. This pin monitors the drop across both the upper and lower MOSFET(s) for the current limit together with OCH and OCL. This pin is connected to the high-side MOSFET(s) gate. Through this pin is supplied the high-side driver. Connect a capacitor from this pin to the PHASE pin and a diode from VCCDR to this pin (cathode versus BOOT). This pin has to be connected closely to the low-side MOSFET(s) source in order to reduce the noise injection into the device. This pin is connected to the low-side MOSFET(s) gate. 5V internally regulated voltage. It is used to supply the internal drivers. Filter it to ground with a 1uF ceramic cap. Supply voltage pin. The operative supply voltage range is from 4.5V to 14V. In L6725 this pin is N.C. With L6725A this pin is an open collector output and it is pulled low if the output voltage is not within the specified thresholds (90%-110%). If not used it may be left floating. Pull-up this pin to VCCDR with a 10K resistor to obtain a logical signal. In L6725 this pin is N.C. With L6725A it is a Master-Slave pin. Two or more devices can be synchronized by simply connecting the SYNCH pins together. The device operating with the highest FSW will be the Master. The Slave devices will operate with 180° phase shift from the Master. The best way to synchronize devices together is to set their FSW at the same value. If it is not used the SYNCH pin can be left floating. All the internal references are referred to this pin. This pin is connected to the error amplifier inverting input. Connect it to VOUT through the compensation network. This pin is also used to sense the output voltage in order to manage the over voltage protection. 13 14 15 16 7/32 Electrical characteristics L6725 - L6725A 4 Electrical characteristics VCC = 12V, TA = 25°C unless otherwise specified. Table 5. Symbol Electrical characteristics Parameter Test condition Min Typ Max Unit VCC supply current ICC Power-ON VCC Turn-ON VCC threshold Turn-OFF VCC threshold Turn-ON VOCH threshold Turn-OFF VOCH threshold VOCH = 1.7V VOCH = 1.7V 4.0 3.6 1.1 0.9 4.2 3.8 1.25 1.05 4.4 4.0 1.47 1.27 V V V V VCC Stand by current VCC quiescent current SS to GND HG = open, LG = open, PH=open 7 8.5 9 mA 10 VIN OK VCCDR Regulation VCCDR voltage Soft Start and Inhibit ISS Oscillator fOSC ∆VOSC 237 Accuracy 450 Ramp Amplitude 500 2.1 550 KHz V 250 263 KHz SS = 2V Soft Start Current SS = 0 to 0.5V 20 30 45 7 10 13 µA VCC =5.5V to 18V IDR = 1mA to 100mA 4.5 5 5.5 V Output Voltage VFB Output Voltage 0.597 0.6 0.603 V 8/32 L6725 - L6725A Table 5. Symbol Error Amplifier REAREF IFB Ext Ref Clamp VOFFSET GV GBWP SR Gate drivers RHGATE_ON High Side Source Resistance VBOOT - VPHASE = 5V VBOOT - VPHASE = 5V VCCDR = 5V VCCDR = 5V Error amplifier offset Open Loop Voltage Gain Gain-Bandwidth Product Slew-Rate Vref = 0.6V Guaranteed by design Guaranteed by design COMP = 10pF Guaranteed by design EAREF Input Resistance I.I. bias current Vs. GND VFΒ = 0V 2.3 -5 70 Electrical characteristics Electrical characteristics Parameter Test condition Min. Typ. Max. Unit 100 0.290 150 0.5 kΩ µA V +5 100 10 5 mV dB MHz V/µs 1.7 1.12 1.15 0.6 Ω Ω Ω Ω RHGATE_OFF High Side Sink Resistance RLGATE_ON Low Side Source Resistance RLGATE_OFF Low Side Sink Resistance Protections IOCH IOCL OCH Current Source OCL Current Source VOCH = 1.7V 90 90 100 100 120 110 110 µΑ µΑ % % VFB Rising OVP Over Voltage Trip (VFB / VEAREF) VEAREF = 0.6V VFB Falling VEAREF = 0.6V 117 9/32 L6725 - L6725A Device description 5 Device description The controller provides complete control logic and protection for flexible and cost-effective DCDC converters. It is designed to drive N-Channel MOSFETs in a synchronous rectified buck topology. The output voltage of the converter can be precisely regulated down to 600mV with a maximum tolerance of ±0.8%, when the internal reference is used. The device allows also using an external reference (0V to 2.5V) for the regulation. The device provides voltage-mode control. The switching frequency can be set at two different values: 250KHz or 500KHz. The error amplifier features a 10MHz gain-bandwidth-product and 5V/µs slew-rate that permits to realize high converter bandwidth for fast transient response. The PWM duty cycle can range from 0% to 100%. The device protects against over current conditions providing a constantcurrent-protection during the soft-start phase and entering in HICCUP mode in all the other conditions. The device monitors the current by using the RDS(ON) of both the high-side and lowside MOSFET(s), eliminating the need for a current sensing resistor and guaranteeing an effective over-current-protection in all the application conditions. Other features are overvoltage-protection and thermal shutdown. The device is available in SO16N package. 5.1 Oscillator The switching frequency can be fixed to two values: 250KHz or 500KHz by setting the proper voltage at the EAREF pin (see Table 4. Pins function and section 4.3 Internal and external reference). 5.2 Internal LDO An internal LDO supplies the internal circuitry of the device. The input of this stage is the VCC pin and the output (5V) is the VCCDR pin. The LDO can be by-passed, providing directly a 5V voltage to VCCDR. In this case VCC and VCCDR pins must be shorted together as shown in Figure 3. VCCDR pin must be filtered with a 1uF capacitor to sustain the internal LDO during the recharge of the bootstrap capacitor. 10/32 L6725 - L6725A Device description 5.3 Bypassing the LDO to avoid the voltage drop with low Vcc If VCC≈5V the internal LDO works in dropout with an output resistance of about 1Ω. The maximum LDO output current is about 100mA and so the output voltage drop is 100mV, to avoid this the LDO can be bypassed. Figure 3. Bypassing the LDO 5.4 Internal and external references It is possible to set the internal/external reference and the switching frequency by setting the proper voltage at the EAREF pin. The maximum value of the external reference depends on the VCC: with VCC = 4V the clamp operates at about 2V (typ.), while with VCC greater than 5V the maximum external reference is 2.5V (typ.). ● ● ● VEAREF from 0% to 80% of VCCDR -> External reference/Fsw = 250KHz VEAREF from 80% to 95% of VCCDR -> VREF = 0.6V/Fsw = 500KHz VEAREF from 95% to 100% of VCCDR -> VREF = 0.6V/Fsw = 250KHz Providing an external reference from 0V to 450mV the output voltage will be regulated but some restrictions must be considered: ● ● The minimum OVP threshold is set at 300mV; The under-voltage-protection doesn't work; To set the resistor divider it must be considered that a 100K pull-down resistor is integrated into the device (see Figure 4.). Finally it must be taken into account that the voltage at the EAREF pin is captured by the device at the start-up when VCC is about 4V. 11/32 Device description L6725 - L6725A 5.5 Figure 4. Error amplifier Error amplifier reference 5.6 Soft start When both VCC and VIN are above their turn-ON thresholds (VIN is monitored by the OCH pin) the start-up phase takes place. Otherwise the SS pin is internally shorted to GND. At start-up, a ramp is generated charging the external capacitor CSS with an internal current generator. The initial value for this current is 35µA and charges the capacitor up to 0.5V. After that it becomes 10µA until the final charge value of approximately 4V (see Figure 5.). Figure 5. Soft-Start phase. Vcc Vin 4.2V 1.25V Vss t 4V 0.5V t 12/32 L6725 - L6725A Device description L6725:The output of the error amplifier is clamped with this voltage (VSS) until it reaches the programmed value. L6725A:The reference of the error amplifier is clamped with this voltage (VSS) until it reaches the programmed value. No switching activity is observable if VSS is lower than 0.5V and both MOSFETs are OFF. When VSS is between 0.5V and 1.1V the low-side MOSFET is turned ON. As VSS reaches 1.1V (i.e. the oscillator triangular wave inferior limit) even the high-side MOSFET begins to switch and the output voltage starts to increase. During the soft-start phase the current can’t be reversed in order to allow pre-biased start-up (see Figure 6. and Figure 7.). Figure 6. Start-up without pre-bias LGate VOUT IL VSS Figure 7. Start-up with pre-bias LGate VOUT IL VSS If an over current is detected during the soft-start phase, the device provides a constantcurrent-protection. In this way, in case of short soft-start time and/or small inductor value and/or high output capacitors value, the converter can start in any case, limiting the current (Chapter 5.8: Monitoring and protections on page 14). The soft-start phase ends when Vss reaches 3.5V. After that the over-current-protection triggers the HICCUP mode. 13/32 Device description L6725 - L6725A 5.7 Driver section The high-side and low-side drivers allow using different types of power MOSFETs (also multiple MOSFETs to reduce the RDSON), maintaining fast switching transitions. The low-side driver is supplied by VCCDR while the high-side driver is supplied by the BOOT pin. A predictive dead time control avoids MOSFETs cross-conduction maintaining very short dead time duration in the range of 20ns. The control monitors the phase node in order to sense the low-side body diode recirculation. If the phase node voltage is less than a certain threshold (-350mV typ.) during the dead time, it will be reduced in the next PWM cycle. The predictive dead time control doesn’t work when the high-side body diode is conducting because the phase node doesn’t go negative. This situation happens when the converter is sinking current for example and, in this case, an adaptive dead time control operates. 5.8 Monitoring and protections The output voltage is monitored by means of pin FB. The device provides over-voltageprotection: when the voltage sensed on FB pin reaches a value 20% (typ.) greater than the reference the low-side driver is turned on as long as the over voltage is detected (see Figure 8). Figure 8. OVP LGate FB The device realizes the over-current-protection (OCP) sensing the current both on the high-side MOSFET(s) and the low-side MOSFET(s) and so 2 current limit thresholds can be set (see OCH pin and OCL pin in Table 4: Pin functions): ● ● Peak Current Limit Valley Current Limit The Peak Current Protection is active when the high-side MOSFET(s) is turned on, after a masking time of 100ns. The valley-current-protection is enabled when the low-side MOSFET(s) is turned on after a masking time of 500ns. If, when the soft-start phase is completed, an over current event occurs during the on time (peak-current-protection) or during the off time (valleycurrent-protection) the device enters in HICCUP mode: the high-side and low-side MOSFET(s) are turned off, the soft-start capacitor is discharged with a constant current of 10µA and when the voltage at the SS pin reaches 0.5V the soft-start phase restarts (see Figure 9). 14/32 L6725 - L6725A Device description 5.9 Figure 9. Hiccup mode Constant current and Hiccup Mode during an OCP. VSS VCOMP IL During the soft-start phase the OCP provides a constant-current-protection. If during the TON the OCH comparator triggers an over current the high-side MOSFET(s) is immediately turned OFF (after the masking time and the internal delay) and returned on at the next pwm cycle. The limit of this protection is that the TON cannot be less than masking time plus propagation delay, because during the masking time the peak-current-protection is disabled. In case of very hard short circuit, even with this short TON, the current could escalate. The valley-current-protection is very helpful in this case to limit the current. If during the off-time the OCL comparator triggers an over current, the high-side MOSFET(s) is not turned on until the current is over the valleycurrent-limit. This implies that, if it is necessary, some pulses of the high-side MOSFET(s) will be skipped, guaranteeing a maximum current due to the following formula: I MAX = IVALLEY + Vin − Vout ⋅ TON , MIN L (1) 5.10 Thermal shutdown When the junction temperature reaches 150°C ±10°C the device enters in thermal shutdown. Both MOSFETs are turned OFF and the soft-start capacitor is rapidly discharged with an internal switch. The device does not restart until the junction temperature goes down to 120°C and, in any case, until the voltage at the soft-start pin reaches 500mV. 15/32 Device description L6725 - L6725A 5.11 Synchronization The presence of many converters on the same board can generate beating frequency noise. To avoid this it is important to make them operate at the same switching frequency. Moreover, a phase shift between different modules helps to minimize the RMS current on the common input capacitors. Figure 10. and Figure 11. shows the results of two modules in synchronization. Two or more devices can be synchronized simply connecting together the SYNCH pins. The device with the higher switching frequency will be the Master while the other one will be the Slave. The Slave controller will increase its switching frequency reducing the ramp amplitude proportionally and then the modulator gain will be increased. Figure 10. Synchronization: PWM Signal Figure 11. Synchronization: Inductor Currents To avoid a huge variation of the modulator gain, the best way to synchronize two or more devices is to make them work at the same switching frequency and, in any case, the switching frequencies can differ for a maximum of 50% of the lowest one. If, during synchronization between two (or more) L6725A, it's important to know in advance which the master is, it's timely to set its switching frequency at least 15% higher than the slave. Using an external clock signal (fEXT) to synchronize one or more devices that are working at a different switching frequency (fSW) it is recommended to follow the below formula: f SW ≤ f EXT ≤ 1,3 ⋅ f SW The phase shift between master and slaves is approximately 180°. 16/32 L6725 - L6725A Device description 5.12 Bootstrap anti-discharging system This built-in system avoids that the voltage across the bootstrap capacitor becomes less than 3.3V. An internal comparator senses the voltage across the external bootstrap capacitor keeping it charged, eventually turning-on the low-side MOSFET for approximately 200ns. If the bootstrap capacitor is not enough charged the high-side MOSFET cannot be effectively turnedon and it will present a higher RDSON. In some cases the OCP can be also triggered. The bootstrap capacitor can be discharged during the soft-start in case of very long soft-start time and light loads. It's also possible to mention one application condition during which the bootstrap capacitor can be discharged: 5.12.1 Fan's power supply In many applications the FAN is a DC MOTOR driven by a voltage-mode DC/DC converter. Often only the speed of the MOTOR is controlled by varying the voltage applied to the input terminal and there's no control on the torque because the current is not directly controlled. In order to vary the MOTOR speed the output voltage of the converter must be varied. The L6725 has a dedicated pin called EAREF (see the related section) that allows providing an external reference to the non-inverting input of the error-amplifier. In these applications the duty cycle depends on the MOTOR's speed and sometimes 100% has to be set in order to go at the maximum speed. Unfortunately in these conditions the bootstrap capacitor can not be recharged and the system cannot work properly. Some PWM controller limits the maximum duty-cycle to 80-90% in order to keep the bootstrap cap charged but this make worse the performance during the load transient. Thanks to the "bootstrap antidischarging system" the L6732 can work at 100% without any problem. The following picture shows the device behaviour when input voltage is 5V and 100% is set by the external reference. Figure 12. 100% duty cycle operation 17/32 Application details L6725 - L6725A 6 6.1 Application details Inductor design The inductance value is defined by a compromise between the transient response time, the efficiency, the cost and the size. The inductor has to be calculated to sustain the output and the input voltage variation to maintain the ripple current (ÄIL) between 20% and 30% of the maximum output current. The inductance value can be calculated with the following relationship: L≅ Vin − Vout Vout ⋅ Fsw ⋅ ∆I L Vin (2) Where FSW is the switching frequency, VIN is the input voltage and VOUT is the output voltage. Figure 13 shows the ripple current vs. the output voltage for different values of the inductor, with VIN = 5V and VIN = 12V at a switching frequency of 500KHz. Figure 13. Inductor current ripple. 8 7 6 5 4 3 2 1 0 0 1 2 3 4 O UT P UT V O L T AG E (V ) INDUCT O R CURRE NT RIP P L Vin=12V, L=1uH Vin=12V, L=2uH Vin=5V, L=500nH Vin=5V, L=1.5uH Increasing the value of the inductance reduces the ripple current but, at the same time, increases the converter response time to a load transient. If the compensation network is well designed, during a load transient the device is able to set the duty cycle to 100% or to 0%. When one of these conditions is reached, the response time is limited by the time required to change the inductor current. During this time the output current is supplied by the output capacitors. Minimizing the response time can minimize the output capacitor size. 18/32 L6725 - L6725A Application details 6.2 Output capacitors The output capacitors are basic components for the fast transient response of the power supply. For example, during a positive load transient, they supply the current to the load until the converter reacts. The controller recognizes immediately the load transient and sets the duty cycle at 100%, but the current slope is limited by the inductor value. The output voltage has a first drop due to the current variation inside the capacitor (neglecting the effect of the ESL): ∆Vout ESR = ∆Iout ⋅ ESR (3) Moreover, there is an additional drop due to the effective capacitor discharge that is given by: ∆VoutCOUT ∆Iout 2 ⋅ L = 2 ⋅ Cout ⋅ (Vin, min⋅ D max − Vout ) (4) Where DMAX is the maximum duty cycle value that in the L6725 is 100%. Usually the voltage drop due to the ESR is the biggest one while the drop due to the capacitor discharge is almost negligible. Moreover the ESR value also affects the voltage static ripple, that is: ∆Vout = ESR ⋅ ∆I L (5) 6.3 Input capacitors The input capacitors have to sustain the RMS current flowing through them, that is: Irms = Iout ⋅ D ⋅ (1 − D) (6) Where D is the duty cycle. The equation reaches its maximum value, IOUT /2 with D = 0.5. The losses in worst case are: P = ESR ⋅ (0.5 ⋅ Iout ) 2 (7) 19/32 Application details L6725 - L6725A 6.4 Compensation network The loop is based on a voltage mode control (Figure 14). The output voltage is regulated to the internal/external reference voltage and scaled by the external resistor divider. The error amplifier output VCOMP is then compared with the oscillator triangular waveform to provide a pulse-width modulated (PWM) with an amplitude of VIN at the PHASE node. This waveform is filtered by the output filter. The modulator transfer function is the small signal transfer function of VOUT/VCOMP. This function has a double pole at frequency FLC depending on the L-COUT resonance and a zero at FESR depending on the output capacitor’s ESR. The DC Gain of the modulator is simply the input voltage VIN divided by the peak-to-peak oscillator voltage: VOSC. Figure 14. Compensation Network The compensation network consists in the internal error amplifier, the impedance networks ZIN (R3, R4 and C20) and ZFB (R5, C18 and C19). The compensation network has to provide a closed loop transfer function with the highest 0dB crossing frequency to have fastest transient response (but always lower than fSW/10) and the highest gain in DC conditions to minimize the load regulation error. A stable control loop has a gain crossing the 0dB axis with -20dB/decade slope and a phase margin greater than 45°. To locate poles and zeroes of the compensation networks, the following suggestions may be used: 20/32 L6725 - L6725A ● Application details Modulator singularity frequencies: ω LC = ● 1 L ⋅ Cout (8) ω ESR = 1 ESR ⋅ Cout (9) Compensation network singularity frequencies: ω P1 = 1 (10) ⎛ C18 ⋅ C19 ⎞ R5 ⋅ ⎜ ⎜C +C ⎟ ⎟ 19 ⎠ ⎝ 18 ωP 2 = 1 R4 ⋅ C20 (11) ωZ 1 = ● 1 R5 ⋅ C19 (12) ωZ 2 = 1 C20 ⋅ (R3 + R4 ) (13) Compensation network design: – Put the gain R5/R3 in order to obtain the desired converter bandwidth: ϖC = – – – – – R5 Vin ⋅ ⋅ϖ LC (14) R3 ∆Vosc Place ωZ1 before the output filter resonance ωLC; Place ωZ2 at the output filter resonance ωLC; Place ωP1 at the output capacitor ESR zero ωESR; Place ωP2 at one half of the switching frequency; Check the loop gain considering the error amplifier open loop gain. Figure 15. Asymptotic Bode plot of Converter's open loop gain 21/32 Demoboard L6725 - L6725A 7 7.1 Demoboard 20A board description L6725 demoboard realizes in a four layer PCB a step-down DC/DC converter and shows the operation of the device in a general purpose application. The input voltage can range from 4.5V to 14V and the output voltage is at 3.3V. The module can deliver an output current in excess of 20A. The switching frequency is set at 250kHz (controller free-running FBSWB) but it can be set to 500kHz acting on the EAREF pin. Figure 16. Demoboard schematic VIN J1 R5 GIN R6 EXT REF J2 EAREF D1 C10 VCCDR R9 C9 C11 C12-C13 BOOT OCH 11 3 8 5 7 6 10 R11 HGATE Q4-6 C5 VCC PHASE L1 VOUT LGATE R10 D3 Q1-3 R12 C15 C16-C19 GOUT VCC C8 R8 C7 12 GND 15 U1 L6725 9 PGND SS 2 C4 4 OCL 1 COMP 16 VFB R3 R7 C2 C3 R2 R4 R1 C1 22/32 L6725 - L6725A Demoboard Table 6. Demoboard part list Value 1kΩ 1kΩ 4K7 2k7 0Ω N.C. 2KΩ 10Ω 1KΩ 2.2Ω 2.2Ω N.C. 4.7nF 47nF 1nF 100nF 100nF N.C. 100nF 4.7uF 20V 1nF 1uF 220nF 3X 15uF N.C. 2X 330uF 1.8uH STPS1L30M N.C. STS12NH3LL STS25NH3LL L6725 Neohm Neohm Neohm Neohm Neohm Neohm Neohm Neohm Neohm Kemet Kemet Kemet Kemet Kemet / Kemet AVX Kemet Kemet Kemet / / / Panasonic ST / ST ST ST SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 / SMD 0603 SMA6032 SMD 0603 SMD 0603 SMD 0603 / / / SMD DO216AA / SO8 SO8 SO16N IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD / IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD ST (TDK) / ST (poscap) ST ST / ST ST ST Manufacturer Neohm Neohm Package SMD 0603 SMD 0603 Supplier IFARCAD IFARCAD Reference R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12-13 C15 C16-19 L1 D1 D3 Q1-Q2 Q4-Q5 U1 23/32 Demoboard L6725 - L6725A Other inductor manufacturer Series 744318180 CDEP134-2R7MC-H HPI_13 T640 SPM12550T-1R0M220 FDA1254 HCF1305-1R0 Inductor Value (µH) 1.8 2.7 1.4 1 2.2 1.15 1.3 Saturation Current (A) 20 15 22 22 14 22 27 Table 7. Manufacturer WURTH ELEKTRONIC SUMIDA EPCOS TDK TOKO COILTRONICS HC5-1R0 Table 8. Other capacitor manufacturer Series C4532X5R1E156M TDK C3225X5R0J107M 100 100 100 6.3 25 6.3 Capacitor value(µF) 15 Rated voltage (V) 25 Manufacturer NIPPON CHEMI-CON PANASONIC 25PS100MJ12 ECJ4YB0J107M Figure 17. Demoboard efficiency FSW = 0 0 K H z F s w = 4500KHz 95.00% E F F IC IE N 90.00% VIN = 5V 85.00% 80.00% VIN = 12V 75.00% 1 3 5 7 I o u t (A ) 9 11 13 15 24/32 L6725 - L6725A Figure 18. PCB Layout: top layer Demoboard Figure 19. PCB Layout: power ground layer Figure 20. PCB Layout: signal-ground layer 25/32 Demoboard L6725 - L6725A 7.2 5A board description L6725 demoboard realizes in a two layer PCB a step-down DC/DC converter and shows the operation of the device in a general purpose application. The input voltage can range from 4.5V to 14V and the output voltage is at 3.3V. The module can deliver an output current in excess of 5A. The switching frequency is set at 250kHz (controller free-running FBSWB) but it can be set to 500kHz acting on the EAREF pin. Compared to the 20A version, the only difference of this board, compared to the first one, is the presence of a dual mosfet chip, for the High-side and Low-side MOSFETS; besides R13 has been inserted between High side MOSFET Gate and Phase pin; R15 has been inserted between Low side mosfet Gate and Pgnd pin. Table 9. Demoboard part list Value 1kΩ 1kΩ 4K7 2k7 0Ω N.C. 4K99 10Ω 2K49 2.2Ω 2.2Ω N.C. N.C. N.C. 4.7nF 47nF 1nF 100nF 100nF N.C. 100nF 4.7uF 20V 1nF 1uF 220nF 3X 10uF Neohm Neohm Neohm Neohm Neohm Neohm Neohm Neohm Neohm Neohm Neohm Kemet Kemet Kemet Kemet Kemet / Kemet AVX Kemet Kemet Kemet / SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 SMD 0603 / SMD 0603 SMA6032 SMD 0603 SMD 0603 SMD 0603 / IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD / IFARCAD IFARCAD IFARCAD IFARCAD IFARCAD ST (TDK) Manufacturer Neohm Neohm Package SMD 0603 SMD 0603 Supplier IFARCAD IFARCAD Reference R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R15 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12-13 26/32 L6725 - L6725A Table 9. Demoboard part list Value N.C. 2X 330uF 2,7uH DO3316P-272HC STPS1L30M N.C. STS8DNH3LL (Dual Mosfet) L6725 Manufacturer / / Coilcraft ST / ST ST Package / / SMD DO216AA / SO8 SO16N Demoboard Reference C15 C16-19 L1 D1 D3 Q1 U1 Supplier / ST (poscap) ST ST / ST ST Figure 21. Demoboard efficiency F sw =500K H z 95 Efficiency (%) 90 85 80 75 0,5 1 1,5 2 2,5 3 3,5 4 4,5 5 I o u t (A ) 27/32 Demoboard L6725 - L6725A Figure 22. Demoboard layout Figure 23. Demoboard layout 28/32 L6725 - L6725A Package mechanical data 8 Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. 29/32 Package mechanical data L6725 - L6725A Table 10. Dim SO16N mechanical data mm Min Typ Max 1.75 0.1 0.25 1.6 0.35 0.19 0.5 45° 9.8 5.8 1.27 8.89 3.8 4.60 0.4 4.0 5.30 1.27 0.62 8 °(max.) 0.150 0.181 0.150 10 6.2 (typ.) 0.386 0.228 0.050 0.350 0.157 0.208 0.050 0.024 0.394 0.244 0.46 0.25 0.014 0.007 0.020 0.004 Min inch Typ Max 0.069 0.009 0.063 0.018 0.010 A a1 a2 b b1 C c1 D(1) E e e3 F (1) G L M S 1. "D" and "F" do not include mold flash or protrusions -Mold flash or protrusions shall not exceed 0.15mm (.006inc.) Figure 24. Package dimensions 30/32 L6725 - L6725A Revision history 9 Revision history Table 11. Date 20-Dec-2005 30-May-2006 26-Jun-2006 5-Oct-2006 28-Jun-2007 Revision history Revision 1 2 3 4 5 Initial release. New template, thermal data updated Note page 5 deleted Added new orderable L6725A, and 5A demoboard Extended operative range Changes 31/32 L6725 - L6725A Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2007 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 32/32