0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LD39050PU33R

LD39050PU33R

  • 厂商:

    STMICROELECTRONICS(意法半导体)

  • 封装:

    DFN6_3X3MM_EP

  • 描述:

    IC REG LINEAR 3.3V 500MA 6DFN

  • 数据手册
  • 价格&库存
LD39050PU33R 数据手册
LD39050 500 mA low quiescent current and low noise voltage regulator Datasheet - production data Description ')1 [PP ')1 [PP Features • Input voltage from 1.5 to 5.5 V • Ultra low-dropout voltage (200 mV typ. at 500 mA load) • Very low quiescent current (20 µA typ. at no load, 100 µA typ. at 500 mA load, 1 µA max. in OFF mode) The LD39050 provides 500 mA maximum current with an input voltage range from 1.5 V to 5.5 V and a typical dropout voltage of 200 mV. Stability is given by ceramic capacitors. The ultra low drop voltage, low quiescent current and low noise features make it suitable for low power batterypowered applications. Power supply rejection is 65 dB at low frequencies and starts to roll off at 10 kHz. The enable logic control function puts the LD39050 in shutdown mode allowing a total current consumption lower than 1 µA. The device also includes short-circuit constant current limiting and thermal protection. Typical applications are mobile phones, hard disks and battery-powered systems. • Very low noise without bypass capacitor • Output voltage tolerance: ± 2.0% @ 25 °C • 500 mA guaranteed output current • Wide range of output voltages available on request: 0.8 V to 4.5 V with 100 mV step and adjustable from 0.8 V • Logic-controlled electronic shutdown • Compatible with ceramic capacitor COUT = 1 µF • Internal current and thermal limit • Package DFN6 (3x3 mm) and DFN6 (2x2 mm) • Temperature range: from -40 °C to 125 °C December 2019 This is information on a product in full production. DocID15470 Rev 5 1/28 www.st.com Contents LD39050 Contents 1 Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 3 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 5 Typical performance characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 6 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7 6.1 Power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 6.2 Enable function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.3 Power Good function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7.1 DFN6 (3x3 mm) package information . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 7.2 DFN6 (3x3 mm) packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 7.3 DFN6 (2x2 mm) package information . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8 Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 9 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2/28 DocID15470 Rev 5 LD39050 1 Diagrams Diagrams Figure 1. Schematic diagram for the LD39050 (adjustable) IN PG Power-good signal IN BandGap reference Current limit OpAmp OUT Thermal protection ADJ EN Internal enable GND Figure 2. Schematic diagram for the LD39050 (fixed output) IN PG Power-good signal IN BandGap reference Current limit OpAmp OUT Thermal protection R1 NC EN R2 Internal enable GND DocID15470 Rev 5 3/28 28 Pin configuration 2 LD39050 Pin configuration Figure 3. DFN6 (3x3 mm) pin connection (top view) EN VIN EN GND NC GND VOUT PG PG VIN ADJ VOUT LD39050 (adjustable version) LD39050 (fixed version) Figure 4. DFN6 (2x2 mm) pin connection (top view) 9,1 1& 9,1 $'- (1 9287 (1 9287 3* *1' /' IL[HGYHUVLRQ 4/28 DocID15470 Rev 5 *1' 3* /' DGMDVWDEOHYHUVLRQ LD39050 Pin configuration Table 1. Pin description Pin n° for DFN6 (3x3 mm) Pin n° for DFN6 (2x2 mm) LD39050 (adjustable) LD39050 (fixed) LD39050 (adjustable) LD39050 (fixed) EN 1 1 2 2 Enable pin logic input: low = shutdown, high = active GND 2 2 3 3 Common ground PG 3 3 4 4 Power Good VOUT 4 4 5 5 Output voltage ADJ 5 - 6 - Adjustable pin VIN 6 6 1 1 Input voltage of the LDO N.C. - 5 - 6 Not connected Symbol GND Exposed pad Exposed pad DocID15470 Rev 5 Function Exposed pad must be connected to GND 5/28 28 Maximum ratings 3 LD39050 Maximum ratings Table 2. Absolute maximum ratings Symbol Value Unit -0.3 to 7 V DC output voltage -0.3 to VI + 0.3 (7 V max.) V EN Enable pin -0.3 to VI + 0.3 (7 V max.) V PG Power Good pin -0.3 to 7 V ADJ Adjustable pin 4 V IOUT Output current Internally limited Power dissipation Internally limited VIN VOUT PD Parameter DC input voltage TSTG Storage temperature range - 65 to 150 °C TOP Operating junction temperature range - 40 to 125 °C Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND. Table 3. Thermal data Symbol Parameter Value Unit DFN6 (2x2 mm) DFN6 (3x3 mm) RthJA Thermal resistance junction-ambient 65 55 °C/W RthJC Thermal resistance junction-case 6.5 10 °C/W Table 4. ESD performance Symbol ESD 6/28 Parameter ESD protection voltage DocID15470 Rev 5 Test conditions Value Unit HBM 2 kV CDM 500 V MM 0.3 kV LD39050 4 Electrical characteristics Electrical characteristics TJ = 25 °C, VIN = 1.8 V, CIN = COUT = 1 µF, IOUT = 10 mA, VEN = VIN, unless otherwise specified. Table 5. Electrical characteristics for the LD39050 (adjustable) Symbol VIN Parameter Operating input voltage VADJ VADJ accuracy IADJ Adjustable pin current ∆VOUT Static line regulation ∆VOUT Transient line regulation(1) ∆VOUT Static load regulation ∆VOUT Transient load regulation(1) VDROP Dropout voltage(2) eN SVR Test conditions Output noise voltage Supply voltage rejection VOUT = 0.8 V Min. Typ. 1.5 5.5 V 784 800 816 IOUT = 10 mA, -40 °C < TJ < 125 °C 776 800 824 1 VOUT +1 V ≤ VIN ≤ 5.5 V, IOUT = 1 mA 0.01 ∆VIN = 500 mV, IOUT = 10 mA, tR = 5 µs 10 ∆VIN = 500 mV, IOUT = 10 mA, tF = 5 µs 10 IOUT = 10 mA to 500 mA IOUT = 10 mA to 500 mA, tF = 5 µs 40 IO = 500 mA, VOUT fixed to 1.5 V 40 °C < TJ < 125 °C 200 10 Hz to 100 kHz, IOUT = 100 mA, VOUT = 0.8 V 30 VIN = 1.8 V+/-VRIPPLE VRIPPLE = 0.25 V, frequency = 1 kHz IOUT = 10 mA 65 VIN = 1.8 V+/-VRIPPLE VRIPPLE = 0.25 V, frequency =10 kHz IOUT = 100 mA 62 IOUT = 0 mA 20 %/mA mVpp 400 mV µVRMS dB 50 100 µA IOUT = 0 to 500 mA, -40 °C1.5 V, IOUT = 10 mA, -40 °C
LD39050PU33R 价格&库存

很抱歉,暂时无法提供与“LD39050PU33R”相匹配的价格&库存,您可以联系我们找货

免费人工找货
LD39050PU33R
  •  国内价格
  • 1+6.44200
  • 10+6.00200
  • 30+5.91400
  • 100+5.65000

库存:97

LD39050PU33R
    •  国内价格
    • 1+42.85978
    • 5+23.95357
    • 14+16.85305
    • 33+15.91201

    库存:1492