LD3985J27R

LD3985 SERIES ULTRA LOW DROP-LOW NOISE BICMOS VOLTAGE REGULATORS LOW ESR CAPACITORS COMPATIBLE s s s s s s s s s s s s INPUT VOLTAGE FROM 2.5V TO 6V STABLE WITH LOW ESR CERAMIC CAPACITORS ULTRA LOW DROPOUT VOLTAGE (100mV TYP. AT 150mA LOAD, 0.4mV TYP. AT 1mA LOAD) VERY LOW QUIESCENT CURRENT (85µA TYP. AT NO LOAD, 170µA TYP. AT 150mA LOAD; MAX 1.5µA IN OFF MODE) GUARANTEED OUTPUT CURRENT UP TO 150mA WIDE RANGE OF OUTPUT VOLTAGE: 1.2V; 1.22V; 1.25V; 1.35V; 1.5V; 1.8V; 2V; 2.1V; 2.2V; 2.4V; 2.5V; 2.6V; 2.7V; 2.8V; 2.85V; 2.9V; 3V; 3.1V; 3.2V; 3.3V; 4.7V; 5V FAST TURN-ON TIME: TYP. 200µs [CO=1µF, CBYP= 10nF AND IO=1mA] LOGIC-CONTROLLED ELECTRONIC SHUTDOWN INTERNAL CURRENT AND THERMAL LIMIT OUTPUT LOW NOISE VOLTAGE 30µVRMS OVER 10Hz to 100KHz S.V.R. OF 60dB AT 1KHz, 50dB AT 10KHz TEMPERATURE RANGE: -40°C TO 125°C Flip-Chip (1.57x1.22) SOT23-5L TSOT23-5L DESCRIPTION The LD3985 provides up to 150mA, from 2.5V to 6V input voltage. Figure 1: Schematic Diagram The ultra low drop-voltage, low quiescent current and low noise make it suitable for low power applications and in battery powered systems. Regulator ground current increases only slightly in dropout, further prolonging the battery life. Power supply rejection is better than 60 dB at low frequencies and starts to roll off at 10KHz. High power supply rejection is maintained down to low input voltage levels common to battery operated circuits. Shutdown Logic Control function is available, this means that when the device is used as local regulator, it is possible to put a part of the board in standby, decreasing the total power consumption. The LD3985 is designed to work with low ESR ceramic capacitors. Typical applications are in mobile phone and similar battery powered wireless systems. October 2004 Rev. 8 1/14 LD3985 SERIES Table 1: Absolute Maximum Ratings Symbol VI VO VINH IO PD TSTG TOP DC Input Voltage DC Output Voltage INHIBIT Input Voltage Output Current Power Dissipation Storage Temperature Range Operating Junction Temperature Range Parameter Value -0.3 to 6 (*) -0.3 to VI+0.3 -0.3 to VI+0.3 Internally limited Internally limited -65 to 150 -40 to 125 °C °C Unit V V V Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. (*) The input pin is able to withstand non repetitive spike of 6.5V for 200ms. Table 2: Thermal Data Symbol Parameter SOT23-5L/ TSOT23-5L 81 255 170 Flip-Chip Unit °C/W °C/W Rthj-case Thermal Resistance Junction-case Rthj-amb Thermal Resistance Junction-ambient Table 3: Order Codes SOT23-5L LD3985M12R (*) LD3985M122R LD3985M125R (*) LD3985M135R (*) LD3985M15R LD3985M18R LD3985M20R (*) LD3985M21R (*) LD3985M22R (*) LD3985M24R (*) LD3985M25R LD3985M26R (*) LD3985M27R LD3985M28R (*) LD3985M285R (*) LD3985M29R LD3985M30R (*) LD3985M31R (*) LD3985M32R (*) LD3985M33R LD3985M44R (*) LD3985M47R LD3985M48R (*) LD3985M49R (*) LD3985M50R (*) (*) Available on request. TSOT23-5L LD3985G12R (*) LD3985G122R (*) LD3985G125R (*) LD3985G135R (*) LD3985G15R (*) LD3985G18R LD3985G20R (*) LD3985G21R (*) LD3985G22R (*) LD3985G24R (*) LD3985G25R LD3985G26R (*) LD3985G27R LD3985G28R (*) LD3985G285R (*) LD3985G29R LD3985G30R (*) LD3985G31R (*) LD3985G32R (*) LD3985G33R (*) LD3985G44R (*) LD3985G47R (*) LD3985G48R (*) LD3985G49R (*) LD3985G50R (*) Flip-Chip LD3985J12R (*) LD3985J122R LD3985J125R LD3985J135R LD3985J15R (*) LD3985J18R LD3985J20R (*) LD3985J21R (*) LD3985J22R (*) LD3985J24R LD3985J25R LD3985J26R LD3985J27R LD3985J28R LD3985J285R (*) LD3985J29R LD3985J30R LD3985J31R LD3985J32R (*) LD3985J33R LD3985J44R (*) LD3985J47R LD3985J48R LD3985J49R (*) LD3985J50R (*) OUTPUT VOLTAGES 1.20 V 1.22 V 1.25 V 1.35 V 1.5 V 1.8 V 2.0 V 2.1 V 2.2 V 2.4 V 2.5 V 2.6 V 2.7 V 2.8 V 2.85 V 2.9 V 3.0 V 3.1 V 3.2 V 3.3 V 4.4 V 4.7 V 4.8 V 4.9 V 5.0 V 2/14 LD3985 SERIES Figure 2: Connection Diagram (top view for SOT and TSOT, top through view for Flip-Chip) TSOT23-5L/SOT23-5L Flip-Chip Table 4: Pin Description Pin N° SOT23-5L/ TSOT23-5L 1 2 3 4 5 Pin N° Flip-Chip 4 2 1 5 3 Symbol VI GND VINH BYPASS VO Input Voltage of the LDO Common Ground Inhibit Input Voltage: ON MODE when VINH ≥ 1.2V, OFF MODE when VINH ≤ 0.4V (Do not leave floating, not internally pulled down/up) Bypass Pin: Connect an external capacitor (usually 10nF) to minimize noise voltage Output Voltage of the LDO Name and Function Figure 3: Typical Application Circuit 3/14 LD3985 SERIES Table 5: Electrical Characteristics For LD3985 (Tj = 25°C, VI = VO(NOM) +0.5V, CI = 1µF, CBYP = 10nF, IO = 1mA, VINH = 1.4V, unless otherwise specified) Symbol VI VO VO ∆VO ∆VO ∆VO Parameter Operating Input Voltage Output Voltage < 2.5V Output Voltage ≥ 2.5V Line Regulation (Note 1) Load Regulation Load Regulation IO = 1 mA TJ= -40 to 125°C IO = 1 mA TJ= -40 to 125°C VI = VO(NOM) + 0.5 to 6 VTJ= -40 to 125°C VO = 4.7 to 5V IO = 1 mA to 150mA TJ= -40 to 125°C VO < 2.5V Test Conditions Min. 2.5 -50 -75 -2 -3 -0.1 -0.19 0.002 0.0004 0.0025 1.5 85 TJ= -40 to 125°C 170 TJ= -40 to 125°C 0.003 TJ= -40 to 125°C VDROP Dropout Voltage (NOTE 1) IO = 1mA IO = 1mA IO = 50mA IO = 50mA IO = 100mA IO = 100mA IO = 150mA IO = 150mA ISC SVR Short Circuit Current Supply Voltage Rejection RL = 0 VI = VO(NOM)+0.25V ± f = 1KHz VRIPPLE = 0.1V, IO= 50mA f = 10KHz VO(NOM) < 2.5V, VI = 2.55V VO ≥ VO(NOM) - 5% VI = 2.5V to 6V 125°C VINH = 0.4V CBYP = 10 nF Note 5 BW = 10 Hz to 100 KHz TJ= -40 to 1.2 VI = 6V CO = 1 µ F ±1 30 100 160 250 nA µVRMS µs °C 300 TJ= -40 to 125°C 600 60 50 550 0.4 TJ= -40 to 125°C 60 100 mA dB TJ= -40 to 125°C 45 70 0.4 TJ= -40 to 125°C 20 35 2 1.5 mV 250 150 Typ. Max. 6 50 75 2 3 0.1 0.19 0.008 0.002 0.005 mVPP µA %/mA %/mA % of VO(NOM) %/V Unit V mV IO = 1 mA to 150mA VO ≥ 2.5V TJ= -40 to 125°C (for Flip-Chip) IO = 1 mA to 150mA, TJ= -40 to 125°C (for SOT23-5L/TSOT23-5L), VO ≥ 2.5V ∆VO IQ Output AC Line Regulation VI = VO(NOM) + 1 V, IO = 150mA, tR= tF = 30µs Quiescent Current ON MODE: VINH = 1.2V IO = 0 IO = 0 IO = 0 to 150mA IO = 0 to 150mA OFF MODE: VINH = 0.4V IO(PK) VINH IINH eN tON TSHDN Peak Output Current Inhibit Input Logic Low Inhibit Input Logic High Inhibit Input Current Output Noise Voltage Turn On Time (Note 4) Thermal Shutdown mA V 4/14 LD3985 SERIES Symbol CO Parameter Output Capacitor Test Conditions Capacitance (Note 6) ESR Min. 1 5 Typ. Max. 22 5000 Unit µF mΩ Note 1 – For VO(NOM) < 2V, VI = 2.5V Note 2 – For VO(NOM) = 1.25V, VI = 2.5V Note 3 – Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value. This specification does not apply for input voltages below 2.5V. Note 4 – Turn-on time is time measured between the enable input just exceeding VINH High Value and the output voltage just reaching 95% of its nominal value Note 5 – Typical thermal protection hysteresis is 20°C Note 6 - The minimum capacitor value is 1µF, anyway the LD3985 is still stable if the compensation capacitor has a 30% tolerance in all temperature range. TYPICAL PERFORMANCE CHARACTERISTICS (Tj = 25°C, VI = VO(NOM) +0.5V, CI = CO = 1µF, CBYP = 10nF, IO = 1mA, VINH = 1.4V, unless otherwise specified) Figure 4: Output Voltage vs Temperature Figure 6: Output Voltage vs Temperature Figure 5: Output Voltage vs Temperature Figure 7: Shutdown Voltage vs Temperature 5/14 LD3985 SERIES Figure 8: Shutdown Voltage vs Temperature Figure 11: Line Regulation vs Temperature Figure 9: Line Regulation vs Temperature Figure 12: Load Regulation vs Temperature Figure 10: Line Regulation vs Temperature Figure 13: Load Regulation vs Temperature 6/14 LD3985 SERIES Figure 14: Load Regulation vs Temperature Figure 17: Quiescent Current vs Temperature Figure 15: Quiescent Current vs Temperature Figure 18: Supply Voltage Rejection vs Frequency Figure 16: Quiescent Current vs Temperature Figure 19: Load Transient Response VI = 3.2V, IO = 1 to 150mA, Rise-Fall time = 1 µsec 7/14 LD3985 SERIES Figure 20: Line Transient Response Figure 22: TURN-OFF VI = 3.8V to 4.4V, TJ = 25°C, IO = 150mA, CI = CO = 1µF (X7R), CBYP = 10nF, Rise-Fall time = 1µsec, VO = 2.7V VI = 3.3V, IO = 1mA, CI = CO = 1µF (cer), CBYP = 10nF, Tf = 20ns, VO = 2.8V Figure 21: START-UP VI = 3.3V, IO = 1mA, CI = CO = 1µF (cer), CBYP = 10nF, Tr = 20ns, VO = 2.8V 8/14 LD3985 SERIES SOT23-5L MECHANICAL DATA mm. DIM. MIN. A A1 A2 b C D E e H L 2.60 0.10 0.90 0.00 0.90 0.35 0.09 2.80 1.50 0.95 3.00 0.60 102.3 3.9 TYP MAX. 1.45 0.10 1.30 0.50 0.20 3.00 1.75 MIN. 35.4 0.0 35.4 13.7 3.5 110.2 59.0 37.4 118.1 23.6 TYP. MAX. 57.1 3.9 51.2 19.7 7.8 118.1 68.8 mils . 7049676C 9/14 LD3985 SERIES TSOT23-5L MECHANICAL DATA mm. DIM. MIN. A A1 A2 b C D E E1 e e1 L 0.3 0 0.7 0.3 0.08 2.9 2.8 1.6 0.95 1.9 0.6 11.8 TYP MAX. 1.1 0.1 1.0 0.5 0.2 27.6 11.8 3.1 114.2 110.2 63.0 37.4 74.8 23.6 MIN. TYP. MAX. 43.3 3.9 39.4 19.7 7.9 mils 7282780B 10/14 LD3985 SERIES Flip-Chip5 MECHANICAL DATA mm. DIM. MIN. A A1 A2 b D E e e1 f f1 0.835 0.21 0.625 0.265 1.510 1.16 0.45 0.816 TYP 0.9 0.25 0.65 0.315 1.540 1.19 0.5 0.866 0.345 0.337 MAX. 0.965 0.29 0.675 0.365 1.570 1.22 0.55 0.916 MIN. 32.874 8.268 24.606 10.433 59.449 45.669 17.717 32.126 TYP. 35.433 9.843 25.591 12.402 60.630 46.850 19.685 34.094 13.583 13.268 MAX. 37.992 11.417 26.575 14.370 61.811 48.031 21.654 36.063 mils 11/14 LD3985 SERIES Tape & Reel SOT23-xL MECHANICAL DATA mm. DIM. MIN. A C D N T Ao Bo Ko Po P 3.13 3.07 1.27 3.9 3.9 3.23 3.17 1.37 4.0 4.0 12.8 20.2 60 14.4 3.33 3.27 1.47 4.1 4.1 0.123 0.120 0.050 0.153 0.153 0.127 0.124 0.054 0.157 0.157 13.0 TYP MAX. 180 13.2 0.504 0.795 2.362 0.567 0.131 0.128 0.0.58 0.161 0.161 0.512 MIN. TYP. MAX. 7.086 0.519 inch 12/14 LD3985 SERIES Table 6: Revision History Date 07-May-2004 05-Oct-2004 27-Oct-2004 Revision 6 7 8 Description of Changes Part Number Status Changed on Table 3. tON values are Changed on Table 5. Order Codes changed - Table 3. 13/14 LD3985 SERIES Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners © 2004 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 14/14