0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
M74HC237

M74HC237

  • 厂商:

    STMICROELECTRONICS(意法半导体)

  • 封装:

  • 描述:

    M74HC237 - 3 TO 8 LINE DECODER LATCH - STMicroelectronics

  • 详情介绍
  • 数据手册
  • 价格&库存
M74HC237 数据手册
M74HC237 3 TO 8 LINE DECODER LATCH s s s s s s s HIGH SPEED: tPD = 16ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 237 DIP SOP TSSOP ORDER CODES PACKAGE DIP SOP TSSOP TUBE M74HC237B1R M74HC237M1R T&R M74HC237RM13TR M74HC237TTR DESCRIPTION The M74HC237 is an high speed CMOS 3 TO 8 LINE DECODER fabricated with silicon gate C2MOS technology. When GL goes from low to high, the address present at the select inputs (A, B, C) is stored in the latches. As long as GL remains high no address changes will be recognized. Output enable controls, G1 and G2 control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are low unless G1 is high and G2 is low. The M74HC237 is ideally suited for the implementation of glitch-free decoders in stored-address applications in bus oriented systems. All inputs are equipped with protection circuits against static discharge and transient excess voltage. PIN CONNECTION AND IEC LOGIC SYMBOLS July 2001 1/11 M74HC237 INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 1, 2, 3 4 5 6 15, 14, 13, 12, 11, 10, 9, 7 8 16 SYMBOL A, B, C GL G2 G1 Y0 to Y7 NAME AND FUNCTION Data Inputs Latch Enable Input Data Enable Input (Active LOW) Data Enable Input (Active HIGH) Decoder Outputs GND VCC Ground (0V) Positive Supply Voltage TRUTH TABLE INPUTS OUTPUTS ENABLE GL X X L L L L L L L L H G2 X H L L L L L L L L L G1 L X H H H H H H H H H C X X L L L L H H H H X SELECT B X X L L H H L L H H X A X X L H L H L H L H X Y0 L L H L L L L L L L Y1 Y2 Y3 Y4 Y5 Y6 Y7 L L L L L L L L L H L L L L L L L L L L L L L L L L L L H L L L L L L H L L L L L L H L L L L L L H L L L L L L H L L L L L L H L L L L L L Outputs corresponding to stored address H: all others L X : Don’t Care 2/11 M74HC237 LOGIC DIAGRAM This logic diagram has not be used to estimate propagation delays ABSOLUTE MAXIMUM RATINGS Symbol VCC VI VO IIK IOK IO Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 ± 20 ± 20 ± 25 ± 50 500(*) -65 to +150 300 Unit V V V mA mA mA mA mW °C °C ICC or IGND DC VCC or Ground Current PD Power Dissipation Tstg TL Storage Temperature Lead Temperature (10 sec) Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied (*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C RECOMMENDED OPERATING CONDITIONS Symbol VCC VI VO Top tr, tf Supply Voltage Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 2.0V VCC = 4.5V VCC = 6.0V Parameter Value 2 to 6 0 to VCC 0 to VCC -55 to 125 0 to 1000 0 to 500 0 to 400 Unit V V V °C ns ns ns 3/11 M74HC237 DC SPECIFICATIONS Test Condition Symbol Parameter VCC (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 4.5 6.0 VOL Low Level Output Voltage 2.0 4.5 6.0 4.5 6.0 II ICC Input Leakage Current Quiescent Supply Current 6.0 6.0 IO=-20 µA IO=-20 µA IO=-20 µA IO=-4.0 mA IO=-5.2 mA IO=20 µA IO=20 µA IO=20 µA IO=4.0 mA IO=5.2 mA VI = VCC or GND VI = VCC or GND TA = 25°C Min. 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 4.18 5.68 2.0 4.5 6.0 4.31 5.8 0.0 0.0 0.0 0.17 0.18 0.1 0.1 0.1 0.26 0.26 ± 0.1 4 1.9 4.4 5.9 4.13 5.63 0.1 0.1 0.1 0.33 0.33 ±1 40 Typ. Max. Value -40 to 85°C Min. 1.5 3.15 4.2 0.5 1.35 1.8 1.9 4.4 5.9 4.10 5.60 0.1 0.1 0.1 0.40 0.40 ±1 80 µA µA V V Max. -55 to 125°C Min. 1.5 3.15 4.2 0.5 1.35 1.8 Max. V Unit VIH High Level Input Voltage Low Level Input Voltage High Level Output Voltage VIL V VOH 4/11 M74HC237 AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns) Test Condition Symbol Parameter VCC (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 TA = 25°C Min. Typ. 30 8 7 60 19 16 45 15 13 45 15 13 65 21 18 10 6 6 12 3 2 Max. 75 15 13 180 36 31 140 28 24 140 28 24 190 38 32 75 15 13 50 10 9 25 5 5 Value -40 to 85°C Min. Max. 95 19 16 225 45 38 175 35 30 175 35 30 240 48 41 95 19 16 65 13 11 30 6 5 -55 to 125°C Min. Max. 110 22 19 270 54 46 210 42 36 210 42 36 285 57 48 110 22 19 75 15 13 40 8 7 ns Unit tTLH tTHL Output Transition Time tPLH tPHL Propagation Delay Time (A, B, C - Y) tPLH tPHL Propagation Delay Time (G1 - Y) tPLH tPHL Propagation Delay Time (G2 - Y) tPLH tPHL Propagation Delay Time (GL - Y) tW(L) Minimum Pulse Width (GL) Minimum Set-up Time (A, B, C - GL) Minimum Hold Time (A, B, C - GL) ns ns ns ns ns ts ns th ns CAPACITIVE CHARACTERISTICS Test Condition Symbol Parameter VCC (V) 5.0 5.0 TA = 25°C Min. Typ. 5 52 Max. 10 Value -40 to 85°C Min. Max. 10 -55 to 125°C Min. Max. 10 pF pF Unit CIN CPD Input Capacitance Power Dissipation Capacitance (note 1) 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. 5/11 M74HC237 TEST CIRCUIT CL = 50pF or equivalent (includes jig and probe capacitance) RT = ZOUT of pulse generator (typically 50Ω) WAVEFORM 1: PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle) 6/11 M74HC237 WAVEFORM 2: SETUP AND HOLD TIME, MINIMUM PULSE WIDTH (GL)(f=1MHz; 50% duty cycle) 7/11 M74HC237 Plastic DIP-16 (0.25) MECHANICAL DATA mm. DIM. MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.27 8.5 2.54 17.78 7.1 5.1 0.130 0.050 0.51 0.77 0.5 0.25 20 0.335 0.100 0.700 0.280 0.201 1.65 TYP MAX. MIN. 0.020 0.030 0.020 0.010 0.787 0.065 TYP. MAX. inch P001C 8/11 M74HC237 SO-16 MECHANICAL DATA DIM. A a1 a2 b b1 C c1 D E e e3 F G L M S 3.8 4.6 0.5 9.8 5.8 1.27 8.89 4.0 5.3 1.27 0.62 8° (max.) 0.149 0.181 0.019 10 6.2 0.35 0.19 0.5 45° (typ.) 0.385 0.228 0.050 0.350 0.157 0.208 0.050 0.024 0.393 0.244 0.1 mm. MIN. TYP MAX. 1.75 0.2 1.65 0.46 0.25 0.013 0.007 0.019 0.003 MIN. inch TYP. MAX. 0.068 0.007 0.064 0.018 0.010 PO13H 9/11 M74HC237 TSSOP16 MECHANICAL DATA mm. DIM. MIN. A A1 A2 b c D E E1 e K L 0° 0.45 0.60 0.05 0.8 0.19 0.09 4.9 6.2 4.3 5 6.4 4.4 0.65 BSC 8° 0.75 0° 0.018 0.024 1 TYP MAX. 1.2 0.15 1.05 0.30 0.20 5.1 6.6 4.48 0.002 0.031 0.007 0.004 0.193 0.244 0.169 0.197 0.252 0.173 0.0256 BSC 8° 0.030 0.004 0.039 MIN. TYP. MAX. 0.047 0.006 0.041 0.012 0.0089 0.201 0.260 0.176 inch A A2 A1 b e K c L E D E1 PIN 1 IDENTIFICATION 1 0080338D 10/11 M74HC237 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com 11/11
M74HC237
1. 物料型号: - DIP封装:M74HC237B1R - SOP封装:M74HC237M1R - SOP封装,适用于T&R:M74HC237RM13TR - TSSOP封装:无特定型号,但有M74HC237TTR

2. 器件简介: - M74HC237是一款高速CMOS 3至8线解码器,采用硅门2$C^2$MOS技术制造。该器件在GL从低变高时,将选择输入(A,B,C)的地址存储在锁存器中。只要GL保持高电平,就不会识别地址变化。输出使能控制G1和G2独立于选择或锁存器使能输入控制输出状态。

3. 引脚分配: - 1, 2, 3引脚:A, B, C(数据输入) - 4引脚:GL(锁存器使能输入) - 5引脚:G2(数据使能输入,低电平有效) - 6引脚:G1(数据使能输入,高电平有效) - 15, 14, 13, 12, 11, 10, 9, 7引脚:Y0到Y7(解码器输出) - 8引脚:GND(地,0V) - 16引脚:Vcc(正电源电压)

4. 参数特性: - 高速:$t_{PD}=16ns$(典型值,6V电源电压下) - 低功耗:$I_{CC}=4μA$(最大值,25°C环境温度下) - 高抗干扰性:$V_{NIH}=V_{NIL}=28%V_{CC}$(最小值) - 对称输出阻抗:$|I_{OH}|=|I_{OL}|=4mA$(最小值) - 平衡传播延迟:$t_{PLH}≈t_{PHL}$

5. 功能详解: - M74HC237适用于实现无抖动解码器,特别是在总线导向系统中的存储地址应用。

6. 应用信息: - 该器件适用于需要高速、低功耗、高抗干扰性的解码器应用。

7. 封装信息: - 提供DIP、SOP和TSSOP封装选项,所有输入都配备了防静电和瞬态过电压保护电路。
M74HC237 价格&库存

很抱歉,暂时无法提供与“M74HC237”相匹配的价格&库存,您可以联系我们找货

免费人工找货