M74HCT373C1R

M 54/74HCT373 M54/74HCT533 OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT373 NON INVERTING - HCT533 INVERTING . . . . . . . HIGH SPEED tPD = 17 ns (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8 V (MAX.) OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOL = IOH= 6 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS373/533 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) DESCRIPTION The M54/74HCT373 and M54HCT533 are high speed CMOS OCTAL LATCH WITH 3-STATE OUTPUTS fabricated with in silicon gate C 2MOS technology. These ICs achive the high speed operation similar to equivalent LSTTL while maintaning the CMOS low power dissipation. These 8 bit D-Type latches are controlled by a latch enable input (LE) and a output enable input (OE). While the LE input is held at a high level, the Q outputs will follow the data input precisely or inversely. When the LE is taken low, the Q outputs will be latched precisely or inversely at the logic level of D input data. While the OE input is at low level, the eight outputs will be in a normal logic state (high PIN CONNECTION (top view) HCT373 HCT533 ORDER CODES : M54HCTXXXF1R M74HCTXXXM1R M74HCTXXXB1R M74HCTXXXC1R or low logic level) and while high level the outpts will be in a high impedance state. The application designer has a choise of combination of inverting and non inverting outputs. The three state output configuration and the wide choise of outline make bus organized system simple. These integrated circuits have input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC2MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption. All inputs are equipped with protection circuits against discharge and transient excess voltage. HCT373 HCT533 October 1993 1/13 M54/M74HCT373/533 I NPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION (HCT373) PIN No 1 2, 5, 6, 9, 12, 15, 16, 19 3, 4, 7, 8, 13, 14, 17, 18 11 10 20 SYMBOL OE Q0 to Q7 NAME AND FUNCTION 3 State output Enable Input (Active LOW) 3 State outputs PIN DESCRIPTION (HCT533) PIN No 1 2, 5, 6, 9, 12, 15, 16, 19 3, 4, 7, 8, 13, 14, 17, 18 11 10 20 SYMBOL OE Q0 to Q7 NAME AND FUNCTION 3 State output Enable Input (Active LOW) 3 State outputs D0 to D7 Data Inputs D0 to D7 Data Inputs LE GND V CC Latch Enable Input Ground (0V) Positive Supply Voltage LE GND VCC Latch Enable Input Ground (0V) Positive Supply Voltage IEC LOGIC SYMBOLS HCT373 HCT533 2/13 M54/M74HCT373/533 T RUTH TABLE INPUTS OE H L L L LE X L H H D X X L H Q (HCT373) Z NO CHANGE * L H OUTPUTS Q (HCT533) Z NO CHANGE * H L X: DON’T CARE Z: HIGH IMPEDANCE *: Q/Q OUTPUTS ARE LATCHED AT THE TIME WHEN THE LE INPUT IS TAKEN LOW LOGIC LEVEL. LOGIC DIAGRAMS HCT373 HCT533 3/13 M54/M74HCT373/533 A BSOLUTE MAXIMUM RATINGS Symbol VCC VI VO IIK IOK IO ICC or IGND PD Tstg TL Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Source Sink Current Per Output Pin DC VCC or Ground Current Power Dissipation Storage Temperature Lead Temperature (10 sec) Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 ± 20 ± 20 ± 35 ± 70 500 (*) -65 to +150 300 Unit V V V mA mA mA mA mW o o C C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition isnotimplied. (*) 500 mW: ≅ 65 oC derate to 300 mW by 10mW/oC: 65 oC to 85 oC RECOMMENDED OPERATING CONDITIONS Symbol VCC VI VO Top tr, tf Parameter Supply Voltage Input Voltage Output Voltage Operating Temperature: M54HC Series M74HC Series Input Rise and Fall Time (VCC = 4.5 to 5.5V) Value 4.5 to 5.5 0 to VCC 0 to VCC -55 to +125 -40 to +85 0 to 500 Unit V V V C o C ns o 4/13 M54/M74HCT373/533 D C SPECIFICATIONS Test Conditions Symbol Parameter VCC (V) 4.5 to 5.5 4.5 to 5.5 4.5 VI = IO=-20 µA VIH or IO=-6.0 mA V IL VI = IO= 20 µA VIH or IO= 6.0 mA V IL VI = VCC or GND 4.4 4.18 4.5 4.31 0.0 0.17 0.1 0.26 ±0.1 ±0.5 4 2.0 TA = 25 oC 54HC and 74HC Min. Typ. Max. 2.0 Value -40 to 85 oC -55 to 125 oC 74HC 54HC Min. Max. Min. Max. 2.0 2.0 Unit VIH High Level Input Voltage Low Level Input Voltage High Level Output Voltage V V IL 0.8 0.8 0.8 V V OH 4.4 4.13 0.1 0.33 ±1 ±5.0 40 2.9 4.4 4.10 0.1 V 0.4 ±1 ±10 80 3.0 µA µA µA mA V VOL Low Level Output Voltage 4.5 II IOZ ICC ∆ICC Input Leakage Current 3 State Output Off State Current Quiescent Supply Current Additional worst case supply current 5.5 6.0 VI = VIH or VIL VO = VCC or GND 5.5 VI = VCC or GND 5.5 Per Input pin VI = 0.5V or V I = 2.4V Other Inputs at V CC or GND 5/13 M54/M74HCT373/533 A C ELECTRICAL CHARACTERISTICS (Input tr = tf = 6 ns) Test Conditions Symbol Parameter VCC (V) 4.5 4.5 4.5 4.5 4.5 4.5 4.5 4.5 CL (pF) 50 50 150 50 150 50 150 50 RL = 1 KΩ RL = 1 KΩ RL = 1 KΩ TA = 25 C 54HC and 74HC Min. Typ. Max. 7 12 20 24 19 23 20 24 20 30 37 30 36 30 37 30 o tTLH tTHL tPLH tPHL tPLH tPHL tPZL tPZH tPLZ tPHZ tW(H) ts th CIN CPD (*) Output Transition Time Propagation Delay Time (LE - Q) Propagation Delay Time (D - Q) 3 State Output Enable Time (OE - Q) 3 State Output Disable Time (OE - Q) Minimum Pulse Width (LE) Minimum Set-up Time Minimum Hold Time Input Capacitance Power Dissipation Capacitance Value -40 to 85 oC -55 to 125 oC 74HC 54HC Min. Max. Min. Max. 15 18 38 46 38 45 38 46 38 45 56 45 54 45 56 45 Unit ns ns ns ns ns ns ns ns 4.5 4.5 4.5 50 50 50 8 4 15 10 5 19 13 5 10 22 15 8 10 ns ns ns pF pF 5 HCT373 HCT533 66 52 10 (*) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operting current can be obtained by the following equation. ICC(opr) = CPD • VCC • fIN + ICC/8 (per Flip Flop) and the CPD when N pcs of Flip Flop operate, can be gained by following equation: CPD (TOTAL) = 32 + 34 x n [pF] (for HCT373); 30 + 22 x n [pF] (for HCT533) 6/13 M54/M74HCT373/533 SWITCHING CHARACTERISTICS TEST WAVEFORM tPLH, tPHL, ts, th, tw fMAX tPLZ, tPZL The 1KΩ load resistors should be connected between outputs and VCC line and the 50pF load capacitors should be connected between outputsand GND line. All inputs except OE input should be connected to VCC line or GND line such that outputs will be in low logic level while OE input is held low. tPHZ, tPZH The 1KΩ load resistors and the 50pF load capacitors should be connected between each output and GND line. All inputs except OE input should be connected to VCC or GND line such that output will be in high logic level while OE input is held low. 7/13 M54/M74HCT373/533 TEST CIRCUIT ICC (Opr.) 8/13 M54/M74HCT373/533 Plastic DIP20 (0.25) MECHANICAL DATA mm MIN. a1 B b b1 D E e e3 F I L Z 3.3 1.34 8.5 2.54 22.86 7.1 3.93 0.130 0.053 0.254 1.39 0.45 0.25 25.4 0.335 0.100 0.900 0.280 0.155 1.65 TYP. MAX. MIN. 0.010 0.055 0.018 0.010 1.000 0.065 inch TYP. MAX. DIM. P001J 9/13 M54/M74HCT373/533 Ceramic DIP20 MECHANICAL DATA mm MIN. A B D E e3 F G I L M N1 P Q 7.9 2.29 0.4 1.27 0.22 0.51 0.5 22.86 2.79 0.55 1.52 0.31 1.27 0.090 0.016 0.050 0.009 0.020 3.3 1.78 0.020 0.900 0.110 0.022 0.060 0.012 0.050 TYP. MAX. 25 7.8 0.130 0.070 MIN. inch TYP. MAX. 0.984 0.307 DIM. 4° (min.), 15° (max.) 8.13 5.71 0.311 0.320 0.225 P057H 10/13 M54/M74HCT373/533 SO20 MECHANICAL DATA DIM. MIN. A a1 a2 b b1 C c1 D E e e3 F L M S 7.40 0.50 12.60 10.00 1.27 11.43 7.60 1.27 0.75 8° (max.) 0.291 0.19 13.00 10.65 0.35 0.23 0.50 45° (typ.) 0.496 0.393 0.050 0.450 0.299 0.050 0.029 0.512 0.419 0.10 mm TYP. MAX. 2.65 0.20 2.45 0.49 0.32 0.013 0.009 0.020 0.004 MIN. inch TYP. MAX. 0.104 0.007 0.096 0.019 0.012 P013L 11/13 M54/M74HCT373/533 PLCC20 MECHANICAL DATA mm MIN. A B D d1 d2 E e e3 F G M M1 1.27 1.14 7.37 1.27 5.08 0.38 0.101 0.050 0.045 9.78 8.89 4.2 2.54 0.56 8.38 0.290 0.050 0.200 0.015 0.004 TYP. MAX. 10.03 9.04 4.57 MIN. 0.385 0.350 0.165 0.100 0.022 0.330 inch TYP. MAX. 0.395 0.356 0.180 DIM. P027A 12/13 M54/M74HCT373/533 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics. © 1994 SGS-THOMSON Microelectronics - All Rights Reserved SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A 13/13