M95128-A125
M95128-A145
Automotive 128-Kbit serial SPI bus EEPROMs
with high-speed clock
Datasheet - production data
Features
• Compatible with the Serial Peripheral Interface
(SPI) bus
SO8 (MN)
150 mil width
TSSOP8 (DW)
169 mil width
WFDFPN8 (MF)
2 x 3 mm
• Memory array
– 128 Kbit (16 Kbyte) of EEPROM
– Page size: 64 byte
– Write protection by block: 1/4, 1/2 or whole
memory
– Additional Write lockable Page
(Identification page)
• Extended temperature and voltage ranges
– Up to 125 °C (VCC from 1.7 V to 5.5 V)
– Up to 145 °C (VCC from 2.5 V to 5.5 V)
• High speed clock frequency
– 20 MHz for VCC ≥ 4.5 V
– 10 MHz for VCC ≥ 2.5 V
– 5 MHz for VCC ≥ 1.7 V
• Schmitt trigger inputs for noise filtering
• Short Write cycle time
– Byte Write within 4 ms
– Page Write within 4 ms
• Write cycle endurance
– 4 million Write cycles at 25 °C
– 1.2 million Write cycles at 85 °C
– 600 k Write cycles at 125 °C
– 400 k Write cycles at 145 °C
• Data retention
– 50 years at 125 °C
– 100 years at 25 °C
• ESD Protection (Human Body Model)
– 4000 V
• Packages
– RoHS-compliant and halogen-free
(ECOPACK2®)
January 2016
This is information on a product in full production.
DocID023103 Rev 8
1/43
www.st.com
Contents
M95128-A125 M95128-A145
Contents
1
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2
Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3
2.1
Serial Data output (Q) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.2
Serial Data input (D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.3
Serial Clock (C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.4
Chip Select (S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.5
Hold (HOLD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.6
Write Protect (W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.7
VSS ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.8
VCC supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Operating features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.1
Active power and Standby power modes . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.2
SPI modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.3
Hold mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
3.4
Protocol control and data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
3.5
4
2/43
3.4.1
Protocol control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
3.4.2
Status Register and data protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Identification page . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.1
Write Enable (WREN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.2
Write Disable (WRDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.3
Read Status Register (RDSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.4
Write Status Register (WRSR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4.5
Read from Memory Array (READ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.6
Write to Memory Array (WRITE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4.7
Read Identification Page (RDID) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
4.8
Write Identification Page (WRID) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.9
Read Lock Status (RDLS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.10
Lock Identification Page (LID) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
DocID023103 Rev 8
M95128-A125 M95128-A145
5
Contents
Application design recommendations . . . . . . . . . . . . . . . . . . . . . . . . . 26
5.1
Supply voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
5.1.1
Operating supply voltage (VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
5.1.2
Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
5.1.3
Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
5.2
Implementing devices on SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
5.3
Cycling with Error Correction Code (ECC) . . . . . . . . . . . . . . . . . . . . . . . . 28
6
Delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
7
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
8
DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
9
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
9.1
SO8N package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
9.2
TSSOP8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
9.3
WFDFPN8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
10
Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
11
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
DocID023103 Rev 8
3/43
3
List of tables
M95128-A125 M95128-A145
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
4/43
Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Status Register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Write-protected block size . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Device identification bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Significant bits within the two address bytes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Cycling performance by groups of 4 byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Operating conditions (voltage range W, temperature range 4). . . . . . . . . . . . . . . . . . . . . . 30
Operating conditions (voltage range R, temperature range 3) . . . . . . . . . . . . . . . . . . . . . . 30
Operating conditions (voltage range R, temperature range 3)
for high-speed communications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
DC characteristics (voltage range W, temperature range 4). . . . . . . . . . . . . . . . . . . . . . . . 31
DC characteristics (voltage range R, temperature range 3) . . . . . . . . . . . . . . . . . . . . . . . . 32
AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
SO8N – 8-lead plastic small outline, 150 mils body width,
package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch,
package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
WFPN8 (MLP8) – 8-lead, 2 x 3 mm, 0.5 mm pitch very very thin fine pitch
dual flat package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
DocID023103 Rev 8
M95128-A125 M95128-A145
List of figures
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
8-pin package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Hold mode activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Write Enable (WREN) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Write Disable (WRDI) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Read Status Register (RDSR) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Write Status Register (WRSR) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Read from Memory Array (READ) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Byte Write (WRITE) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Page Write (WRITE) sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Read Identification Page sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Write Identification Page sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Read Lock Status sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Lock ID sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Serial input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Hold timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Serial output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
SO8N – 8-lead plastic small outline, 150 mils body width, package outline . . . . . . . . . . . . 36
SO8N – 8-lead plastic small outline, 150 mils body width,
package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch,
package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
WFDFPN8 (MLP8) – 8-lead, 2 x 3 mm, 0.5 mm pitch very very thin fine pitch
dual flat package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
DocID023103 Rev 8
5/43
5
Description
1
M95128-A125 M95128-A145
Description
The M95128-A125 and M95128-A145 are 128-Kbit serial EEPROM Automotive grade
devices operating up to 145°C. They are compliant with the very high level of reliability
defined by the Automotive standard AEC-Q100 grade 0.
The devices are accessed by a simple serial SPI compatible interface running up to
20 MHz.
The memory array is based on advanced true EEPROM technology (Electrically Erasable
PROgrammable Memory). The M95128-A125 and M95128-A145 are byte-alterable
memories (16384 × 8 bits) organized as 256 pages of 64 byte in which the data integrity is
significantly improved with an embedded Error Correction Code logic.
The M95128-A125 and M95128-A145 offer an additional Identification Page (64 byte) in
which the ST device identification can be read. This page can also be used to store
sensitive application parameters which can be later permanently locked in read-only mode.
Figure 1. Logic diagram
,K>
t
^
,ŝŐŚǀŽůƚĂŐĞ
ŐĞŶĞƌĂƚŽƌ
ŽŶƚƌŽůůŽŐŝĐ
Y
/ͬKƐŚŝĨƚƌĞŐŝƐƚĞƌ
ĂƚĂ
ƌĞŐŝƐƚĞƌ
ĚĚƌĞƐƐƌĞŐŝƐƚĞƌ
ĂŶĚĐŽƵŶƚĞƌ
^ƚĂƚƵƐ
ƌĞŐŝƐƚĞƌ
zĚĞĐŽĚĞƌ
ϭͬϰ
ϭͬϮ
^ŝnjĞŽĨƚŚĞ
ZĞĂĚŽŶůLJ
WZKD
ĂƌĞĂ
ϭƉĂŐĞ
/ĚĞŶƚŝĨŝĐĂƚŝŽŶƉĂŐĞ
yĚĞĐŽĚĞƌ
06 9
6/43
DocID023103 Rev 8
M95128-A125 M95128-A145
Description
Figure 2. 8-pin package connections
-XXX
3
1
7
633
6##
(/,$
#
$
!)$
1. See Package mechanical data section for package dimensions and how to identify pin-1.
Table 1. Signal names
Signal name
Description
C
Serial Clock
D
Serial data input
Q
Serial data output
S
Chip Select
W
Write Protect
HOLD
Hold
VCC
Supply voltage
VSS
Ground
DocID023103 Rev 8
7/43
42
Signal description
2
M95128-A125 M95128-A145
Signal description
All input signals must be held high or low (according to voltages of VIH or VIL, as specified in
Table 13 and Table 14). These signals are described below.
2.1
Serial Data output (Q)
This output signal is used to transfer data serially out of the device during a Read operation.
Data is shifted out on the falling edge of Serial Clock (C), most significant bit (MSB) first. In
all other cases, the Serial Data output is in high impedance.
2.2
Serial Data input (D)
This input signal is used to transfer data serially into the device. D input receives
instructions, addresses, and the data to be written. Values are latched on the rising edge of
Serial Clock (C), most significant bit (MSB) first.
2.3
Serial Clock (C)
This input signal allows to synchronize the timing of the serial interface. Instructions,
addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial
Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).
2.4
Chip Select (S)
Driving Chip Select (S) low selects the device in order to start communication. Driving Chip
Select (S) high deselects the device and Serial Data output (Q) enters the high impedance
state.
2.5
Hold (HOLD)
The Hold (HOLD) signal is used to pause any serial communications with the device without
deselecting the device.
2.6
Write Protect (W)
This pin is used to write-protect the Status Register.
2.7
VSS ground
VSS is the reference for all signals, including the VCC supply voltage.
8/43
DocID023103 Rev 8
M95128-A125 M95128-A145
2.8
Signal description
VCC supply voltage
VCC is the supply voltage pin. Refer to Section 3.1: Active power and Standby power modes
and to Section 5.1: Supply voltage (VCC).
DocID023103 Rev 8
9/43
42
Operating features
M95128-A125 M95128-A145
3
Operating features
3.1
Active power and Standby power modes
When Chip Select (S) is low, the device is selected and in the Active power mode.
When Chip Select (S) is high, the device is deselected. If a Write cycle is not currently in
progress, the device then goes in to the Standby power mode, and the device consumption
drops to ICC1, as specified in Table 13 and Table 14.
3.2
SPI modes
The device can be driven by a microcontroller with its SPI peripheral running in either of the
two following modes:
•
CPOL=0, CPHA=0
•
CPOL=1, CPHA=1
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in Figure 3, is the clock polarity when the
bus master is in Stand-by mode and not transferring data:
•
C remains at 0 for (CPOL=0, CPHA=0)
•
C remains at 1 for (CPOL=1, CPHA=1)
Figure 3. SPI modes supported
#0/, #0(!
#
#
$
-3"
1
-3"
!)"
10/43
DocID023103 Rev 8
M95128-A125 M95128-A145
3.3
Operating features
Hold mode
The Hold (HOLD) signal is used to pause any serial communications with the device without
resetting the clocking sequence.
The Hold mode starts when the Hold (HOLD) signal is driven low and the Serial Clock (C) is
low (as shown in Figure 4). During the Hold mode, the Serial Data output (Q) is high
impedance, and the signals present on Serial Data input (D) and Serial Clock (C) are not
decoded. The Hold mode ends when the Hold (HOLD) signal is driven high and the Serial
Clock (C) is or becomes low.
Figure 4. Hold mode activation
#
(/,$
(OLD
CONDITION
(OLD
#ONDITION
CONDITION
-36
Deselecting the device while it is in Hold mode resets the paused communication.
3.4
Protocol control and data protection
3.4.1
Protocol control
The Chip Select (S) input offers a built-in safety feature, as the S input is edge-sensitive as
well as level-sensitive: after power-up, the device is not selected until a falling edge has first
been detected on Chip Select (S). This ensures that Chip Select (S) must have been high
prior to going low, in order to start the first operation.
For Write commands (WRITE, WRSR, WRID, LID) to be accepted and executed:
•
the Write Enable Latch (WEL) bit must be set by a Write Enable (WREN) instruction
•
a falling edge and a low state on Chip Select (S) during the whole command must be
decoded
•
instruction, address and input data must be sent as multiple of eight bits
•
the command must include at least one data byte
•
Chip Select (S) must be driven high exactly after a data byte boundary
Write command can be discarded at any time by a rising edge on Chip Select (S) outside of
a byte boundary.
To execute Read commands (READ, RDSR, RDID, RDLS), the device must decode:
•
a falling edge and a low level on Chip Select (S) during the whole command
•
instruction and address as multiples of eight bits (byte)
From this step, data bits are shifted out until the rising edge on Chip Select (S).
DocID023103 Rev 8
11/43
42
Operating features
3.4.2
M95128-A125 M95128-A145
Status Register and data protection
The Status Register format is shown in Table 2 and the status and control bits of the Status
Register are as follows:
Table 2. Status Register format
b7
b6
b5
b4
b3
b2
b1
b0
SRWD
0
0
0
BP1
BP0
WEL
WIP
Status Register Write Protect
Block Protect bits
Write Enable Latch bit
Write In Progress bit
Note:
Bits b6, b5, b4 are always read as 0.
WIP bit
The WIP bit (Write In Progress) is a read-only flag that indicates the Ready/Busy state of the
device. When a Write command (WRITE, WRSR, WRID, LID) has been decoded and a
Write cycle (tW) is in progress, the device is busy and the WIP bit is set to 1. When WIP=0,
the device is ready to decode a new command.
During a Write cycle, reading continuously the WIP bit allows to detect when the device
becomes ready (WIP=0) to decode a new command.
WEL bit
The WEL bit (Write Enable Latch) bit is a flag that indicates the status of the internal Write
Enable Latch. When WEL is set to 1, the Write instructions (WRITE, WRSR, WRID, LID) are
executed; when WEL is set to 0, any decoded Write instruction is not executed.
The WEL bit is set to 1 with the WREN instruction. The WEL bit is reset to 0 after the
following events:
•
Write Disable (WRDI) instruction completion
•
Write instructions (WRITE, WRSR, WRID, LID) completion including the write cycle
time tW
•
Power-up
BP1, BP0 bits
The Block Protect bits (BP1, BP0) are non-volatile. BP1,BP0 bits define the size of the
memory block to be protected against write instructions, as defined in Table 2. These bits
are written with the Write Status Register (WRSR) instruction, provided that the Status
Register is not protected (refer to “SRWD bit and W input signal”, on page 13).
12/43
DocID023103 Rev 8
M95128-A125 M95128-A145
Operating features
Table 3. Write-protected block size
Status Register bits
Protected block
Protected array addresses
0
None
None
0
1
Upper quarter
3000h-3FFFh
1
0
Upper half
2000h-3FFFh
1
1
Whole memory
0000h - 3FFFh plus Identification page
BP1
BP0
0
SRWD bit and W input signal
The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write
Protect pin (W) signal. When the SRWD bit is written to 0, it is possible to write the Status
Register, regardless of whether the pin Write Protect (W) is driven high or low.
When the SRWD bit is written to 1, two cases have to be considered, depending on the
state of the W input pin:
•
Case 1: if pin W is driven high, it is possible to write the Status Register.
•
Case 2: if pin W is driven low, it is not possible to write the Status Register (WRSR is
discarded) and therefore SRWD,BP1,BP0 bits cannot be changed (the size of the
protected memory block defined by BP1,BP0 bits is frozen).
Case 2 can be entered in either sequence:
•
Writing SRWD bit to 1 after driving pin W low, or
•
Driving pin W low after writing SRWD bit to 1.
The only way to exit Case 2 is to pull pin W high.
Note: if pin W is permanently tied high, the Status Register cannot be write-protected.
The protection features of the device are summarized in Table 4.
Table 4. Protection modes
3.5
SRWD bit
W signal
0
X
1
1
1
0
Status
Status Register is writable.
Status Register is write-protected.
Identification page
The M95128-A125 and M95128-A145 offer an Identification page (64 byte) in addition to the
128 Kbit memory. The Identification page contains two fields:
•
Device identification: the three first byte are programmed by STMicroelectronics with
the Device identification code, as shown in Table 5.
•
Application parameters: the bytes after the Device identification code are available for
application specific data.
DocID023103 Rev 8
13/43
42
Operating features
Note:
M95128-A125 M95128-A145
If the end application does not need to read the Device identification code, this field can be
overwritten and used to store application-specific data. Once the application-specific data
are written in the Identification page, the whole Identification page should be permanently
locked in Read-only mode.
The Read, Write, Lock Identification Page instructions are detailed in Section 4: Instructions.
Table 5. Device identification bytes
14/43
Address in
Identification page
Content
Value
00h
ST Manufacturer code
20h
01h
SPI Family code
00h
02h
Memory Density code
0Eh (128 Kbit)
DocID023103 Rev 8
M95128-A125 M95128-A145
4
Instructions
Instructions
Each command is composed of bytes (MSBit transmitted first), initiated with the instruction
byte, as summarized in Table 6.
If an invalid instruction is sent (one not contained in Table 6), the device automatically enters
a Wait state until deselected.
Table 6. Instruction set
Instruction
Instruction
format
Description
WREN
Write Enable
0000 0110
WRDI
Write Disable
0000 0100
RDSR
Read Status Register
0000 0101
WRSR
Write Status Register
0000 0001
READ
Read from Memory Array
0000 0011
WRITE
Write to Memory Array
0000 0010
RDID
Read Identification Page
1000 0011
WRID
Write Identification Page
1000 0010
RDLS
Reads the Identification Page lock status.
1000 0011
LID
Locks the Identification page in read-only mode.
1000 0010
For read and write commands to memory array and Identification Page, the address is
defined by two bytes as explained in Table 7.
Table 7. Significant bits within the two address bytes(1)
MSB Address byte
LSB Address byte
Instructions
b15
b14
b13
b12
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
READ or
WRITE
x
x
A13 A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
RDID or
WRID
0
0
0
0
0
0
0
0
0
0
A5
A4
A3
A2
A1
A0
RDLS or
LID
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
1. A: Significant address bit.
DocID023103 Rev 8
15/43
42
Instructions
4.1
M95128-A125 M95128-A145
Write Enable (WREN)
The WREN instruction must be decoded by the device before a write instruction (WRITE,
WRSR, WRID or LID).
As shown in Figure 5, to send this instruction to the device, Chip Select (S) is driven low, the
bits of the instruction byte are shifted in (MSB first) on Serial Data Input (D) after what the
Chip Select (S) input is driven high and the WEL bit is set (Status Register bit).
Figure 5. Write Enable (WREN) sequence
^
Ϭ ϭ Ϯ ϯ ϰ ϱ ϲ ϳ
/ŶƐƚƌƵĐƚŝŽŶ
,ŝŐŚ/ŵƉĞĚĂŶĐĞ
Y
DLYJ
4.2
Write Disable (WRDI)
One way of resetting the WEL bit (in the Status Register) is to send a Write Disable
instruction to the device.
As shown in Figure 6, to send this instruction to the device, Chip Select (S) is driven low,
and the bits of the instruction byte are shifted in (MSB first), on Serial Data Input (D), after
what the Chip Select (S) input is driven high and the WEL bit is reset (Status Register bit).
If a Write cycle is currently in progress, the WRDI instruction is decoded and executed and
the WEL bit is reset to 0 with no effect on the ongoing Write cycle.
Figure 6. Write Disable (WRDI) sequence
3
#
)NSTRUCTION
$
(IGH)MPEDANCE
1
!)D
16/43
DocID023103 Rev 8
M95128-A125 M95128-A145
4.3
Instructions
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction is used to read the content of the Status
Register.
As shown in Figure 7, to send this instruction to the device, Chip Select (S) is first driven
low. The bits of the instruction byte are shifted in (MSB first) on Serial Data Input (D), the
Status Register content is then shifted out (MSB first) on Serial Data Output (Q).
If Chip Select (S) continues to be driven low, the Status Register content is continuously
shifted out.
The Status Register can always be read, even if a Write cycle (tW) is in progress. The Status
Register functionality is detailed in Section 3.4.2: Status Register and data protection.
Figure 7. Read Status Register (RDSR) sequence
3
#
)NSTRUCTION
$
3TATUS2EGISTER/UT
3TATUS2EGISTER/UT
(IGH)MPEDANCE
1
-3"
-3"
!)%
DocID023103 Rev 8
17/43
42
Instructions
4.4
M95128-A125 M95128-A145
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to the Status
Register. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed.
The Write Status Register (WRSR) instruction is entered (MSB first) by driving Chip Select
(S) low, sending the instruction code followed by the data byte on Serial Data input (D), and
driving the Chip Select (S) signal high.
The contents of the SRWD and BP1, BP0 bits are updated after the completion of the
WRSR instruction, including the Write cycle (tW).
The Write Status Register (WRSR) instruction has no effect on the b6, b5, b4, b1 and b0 bits
in the Status Register (see Table 2: Status Register format).
The Status Register functionality is detailed in Section 3.4.2: Status Register and data
protection.
The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.
Figure 8. Write Status Register (WRSR) sequence
3
#
)NSTRUCTION
3TATUS
2EGISTER)N
$
(IGH)MPEDANCE
-3"
1
!)D
18/43
DocID023103 Rev 8
M95128-A125 M95128-A145
4.5
Instructions
Read from Memory Array (READ)
The READ instruction is used to read the content of the memory.
As shown in Figure 9, to send this instruction to the device, Chip Select (S) is first driven
low.
The bits of the instruction byte and address bytes are shifted in (MSB first) on Serial Data
Input (D) and the addressed data byte is then shifted out (MSB first) on Serial Data Output
(Q). The first addressed byte can be any byte within any page.
If Chip Select (S) continues to be driven low, the internal address register is automatically
incremented, and the next byte of data is shifted out. The whole memory can therefore be
read with a single READ instruction.
When the highest address is reached, the address counter rolls over to zero, allowing the
Read cycle to be continued indefinitely.
The Read cycle is terminated by driving Chip Select (S) high at any time when the data bits
are shifted out on Serial Data Output (Q).
The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.
Figure 9. Read from Memory Array (READ) sequence
6
&
,QVWUXFWLRQ
%LW$GGUHVV
'
06%
'DWD2XW
+LJK,PSHGDQFH
4
'DWD2XW
06%
$, '
1. Depending on the memory size, as shown in Table 7, the most significant address bits are Don’t Care.
DocID023103 Rev 8
19/43
42
Instructions
4.6
M95128-A125 M95128-A145
Write to Memory Array (WRITE)
The WRITE instruction is used to write new data in the memory.
As shown in Figure 10, to send this instruction to the device, Chip Select (S) is first driven
low. The bits of the instruction byte, address bytes, and at least one data byte are then
shifted in (MSB first), on Serial Data Input (D). The instruction is terminated by driving Chip
Select (S) high at a data byte boundary. Figure 10 shows a single byte write.
Figure 10. Byte Write (WRITE) sequence
3
#
)NSTRUCTION
"IT!DDRESS
$
$ATA"YTE
(IGH)MPEDANCE
1
!)$
1. Depending on the memory size, as shown in Table 7, the most significant address bits are Don’t Care.
A Page write is used to write several bytes inside a page, with a single internal Write cycle.
For a Page write, Chip Select (S) has to remain low, as shown in Figure 11, so that the next
data bytes are shifted in. Each time a new data byte is shifted in, the least significant bits of
the internal address counter are incremented. If the address counter exceeds the page
boundary (the page size is 64 byte), the internal address pointer rolls over to the beginning
of the same page where next data bytes will be written. If more than 64 byte are received,
only the last 64 byte are written.
For both Byte write and Page write, the self-timed Write cycle starts from the rising edge of
Chip Select (S), and continues for a period tW (as specified in Table 15).
The instruction is discarded, and is not executed, under the following conditions:
Note:
20/43
•
if a Write cycle is already in progress
•
if the addressed page is in the region protected by the Block Protect (BP1 and BP0)
bits
•
if one of the conditions defined in Section 3.4.1 is not satisfied
The self-timed Write cycle tW is internally executed as a sequence of two consecutive
events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit
is read as “0” and a programmed bit is read as “1”.
DocID023103 Rev 8
M95128-A125 M95128-A145
Instructions
Figure 11. Page Write (WRITE) sequence
6
&
,QVWUXFWLRQ
%LW$GGUHVV
'
'DWD%\WH
06%
06%
6
&
'DWD%\WH
'
06%
'DWD%\WH
'DWD%\WH1
06%
$, H
1. Depending on the memory size, as shown in Table 7, the most significant address bits are Don’t Care.
DocID023103 Rev 8
21/43
42
Instructions
4.7
M95128-A125 M95128-A145
Read Identification Page (RDID)
The Read Identification Page instruction is used to read the Identification Page (additional
page of 64 byte which can be written and later permanently locked in Read-only mode).
The Chip Select (S) signal is first driven low, the bits of the instruction byte and address
bytes are then shifted in (MSB first) on Serial Data input (D). Address bit A10 must be 0 and
the other upper address bits are Don't Care (it might be easier to define these bits as 0, as
shown in Table 7). The data byte pointed to by the lower address bits [A5:A0] is shifted out
(MSB first) on Serial Data output (Q).
The first byte addressed can be any byte within the identification page.
If Chip Select (S) continues to be driven low, the internal address register is automatically
incremented and the byte of data at the new address is shifted out.
Note that there is no roll over feature in the Identification Page. The address of bytes to read
must not exceed the page boundary.
The read cycle is terminated by driving Chip Select (S) high. The rising edge of the Chip
Select (S) signal can occur at any time when the data bits are shifted out.
The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.
Figure 12. Read Identification Page sequence
6
&
,QVWUXFWLRQ
ELWDGGUHVV
'
06%
'DWD2XW
+LJKLPSHGDQFH
4
'DWD2XW
06%
$L
The first three bytes of the Identification page offer information about the device itself.
Please refer to Section 3.5: Identification page for more information.
22/43
DocID023103 Rev 8
M95128-A125 M95128-A145
4.8
Instructions
Write Identification Page (WRID)
The Write Identification Page instruction is used to write the Identification Page (additional
page of 64 byte which can also be permanently locked in Read-only mode).
The Chip Select signal (S) is first driven low, and then the bits of the instruction byte,
address bytes, and at least one data byte are shifted in (MSB first) on Serial Data input (D).
Address bit A10 must be 0 and the other upper address bits are Don't Care (it might be
easier to define these bits as 0, as shown in Table 7). The lower address bits [A5:A0] define
the byte address inside the identification page.
The self-timed Write cycle starts from the rising edge of Chip Select (S), and continues for a
period tW (as specified in Table 15).
Figure 13. Write Identification Page sequence
6
&
,QVWUXFWLRQ
'
ELWDGGUHVV
'DWDE\WH
+LJKLPSHGDQFH
4
$L
Note:
The first three bytes of the Identification page offer the Device Identification code (Please
refer to Section 3.5: Identification page for more information). Using the WRID command on
these first three bytes overwrites the Device Identification code.
The instruction is discarded, and is not executed, under the following conditions:
4.9
•
If a Write cycle is already in progress
•
If the Block Protect bits (BP1,BP0) = (1,1)
•
If one of the conditions defined in Section 3.4.1: Protocol control is not satisfied.
Read Lock Status (RDLS)
The Read Lock Status instruction is used to read the lock status.
To send this instruction to the device, Chip Select (S) first has to be driven low. The bits of
the instruction byte and address bytes are then shifted in (MSB first) on Serial Data input
(D). Address bit A10 must be 1; all other address bits are Don't Care (it might be easier to
define these bits as 0, as shown in Table 7). The Lock bit is the LSB (Least Significant Bit) of
the byte read on Serial Data output (Q). It is at ‘1’ when the lock is active and at ‘0’ when the
lock is not active. If Chip Select (S) continues to be driven low, the same data byte is shifted
out.
The read cycle is terminated by driving Chip Select (S) high. The instruction sequence is
shown in Figure 14.
DocID023103 Rev 8
23/43
42
Instructions
M95128-A125 M95128-A145
The Read Lock Status instruction is not accepted and not executed if a Write cycle is
currently in progress.
Figure 14. Read Lock Status sequence
6
&
,QVWUXFWLRQ
ELWDGGUHVV
'
06%
'DWD2XW
+LJKLPSHGDQFH
4
'DWD2XW
06%
$L
4.10
Lock Identification Page (LID)
The Lock Identification Page (LID) command is used to permanently lock the Identification
Page in Read-only mode.
The LID instruction is issued by driving Chip Select (S) low, sending (MSB first) the
instruction code, the address and a data byte on Serial Data input (D), and driving Chip
Select (S) high. In the address sent, A10 must be equal to 1. All other address bits are Don't
Care (it might be easier to define these bits as 0, as shown in Table 7). The data byte sent
must be equal to the binary value xxxx xx1x, where x = Don't Care. The LID instruction is
terminated by driving Chip Select (S) high at a data byte boundary, otherwise, the instruction
is not executed.
Figure 15. Lock ID sequence
6
&
,QVWUXFWLRQ
'
ELWDGGUHVV
'DWDE\WH
+LJKLPSHGDQFH
4
$L
Driving Chip Select (S) high at a byte boundary of the input data triggers the self-timed Write
cycle which duration is tW (specified in Table 15). The instruction sequence is shown in
Figure 15.
24/43
DocID023103 Rev 8
M95128-A125 M95128-A145
Instructions
The instruction is discarded, and is not executed, under the following conditions:
•
If a Write cycle is already in progress
•
If the Block Protect bits (BP1,BP0) = (1,1)
•
If one of the conditions defined in Section 3.4.1: Protocol control is not satisfied.
DocID023103 Rev 8
25/43
42
Application design recommendations
M95128-A125 M95128-A145
5
Application design recommendations
5.1
Supply voltage (VCC)
5.1.1
Operating supply voltage (VCC)
Prior to selecting the memory and issuing instructions to it, a valid and stable VCC voltage
within the specified [VCC(min), VCC(max)] range must be applied (see Table 10 and Table 11).
This voltage must remain stable and valid until the end of the transmission of the instruction
and, for a Write instruction, until the completion of the internal Write cycle (tW). In order to
secure a stable DC supply voltage, it is recommended to decouple the VCC line with a
suitable capacitor (usually of the order of 10 nF to 100 nF) close to the VCC/VSS package
pins.
5.1.2
Power-up conditions
When the power supply is turned on, VCC continuously rises from VSS to VCC. During this
time, the Chip Select (S) line is not allowed to float but should follow the VCC voltage. It is
therefore recommended to connect the S line to VCC via a suitable pull-up resistor (see
Figure 16).
The VCC voltage has to rise continuously from 0 V up to the minimum VCC operating voltage
defined in Table 13 and Table 14.
In order to prevent inadvertent write operations during power-up, a power-on-reset (POR)
circuit is included.
At power-up, the device does not respond to any instruction until VCC reaches the internal
threshold voltage (this threshold is defined in the DC characteristics tables 13 and 14 as
VRES).
When VCC passes over the POR threshold, the device is reset and in the following state:
•
in the Standby power mode
•
deselected
•
Status register values:
•
–
Write Enable Latch (WEL) bit is reset to 0.
–
Write In Progress (WIP) bit is reset to 0.
–
SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits).
not in the Hold condition
As soon as the VCC voltage has reached a stable value within [VCC(min), VCC(max)] range,
the device is ready for operation.
26/43
DocID023103 Rev 8
M95128-A125 M95128-A145
5.1.3
Application design recommendations
Power-down
During power-down (continuous decrease in the VCC supply voltage below the minimum
VCC operating voltage defined in Table 13 and Table 14), the device must be:
5.2
•
deselected (Chip Select (S) should be allowed to follow the voltage applied on VCC),
•
in Standby power mode (there should not be any internal Write cycle in progress).
Implementing devices on SPI bus
Figure 16 shows an example of three devices, connected to the SPI bus master. Only one
device is selected at a time, so that only the selected device drives the Serial Data output
(Q) line. All the other devices outputs are then in high impedance.
Figure 16. Bus master and memory devices on the SPI bus
6##
3$/
30)INTERFACEWITH
#0/, #0(!
OR
3$)
3#+
# 1 $
6##
# 1 $
6##
# 1 $
6##
30)BUSMASTER
2
#3 #3 #3
30)MEMORY
DEVICE
3
2
7 (/,$
30)MEMORY
DEVICE
3
7 (/,$
2
30)MEMORY
DEVICE
3
7 (/,$
633
-36
1. The Write Protect (W) and Hold (HOLD) signals must be driven high or low as appropriate.
A pull-up resistor connected on each /S input (represented in Figure 16) ensures that each
device is not selected if the bus master leaves the /S line in the high impedance state.
DocID023103 Rev 8
27/43
42
Application design recommendations
5.3
M95128-A125 M95128-A145
Cycling with Error Correction Code (ECC)
The Error Correction Code (ECC) is an internal logic function which is transparent for the
SPI communication protocol.
The ECC logic is implemented on each group of four EEPROM bytes(a). Inside a group, if a
single bit out of the four bytes happens to be erroneous during a Read operation, the ECC
detects this bit and replaces it with the correct value. The read reliability is therefore much
improved.
Even if the ECC function is performed on groups of four bytes, a single byte can be
written/cycled independently. In this case, the ECC function also writes/cycles the three
other bytes located in the same group(a). As a consequence, the maximum cycling budget is
defined at group level and the cycling can be distributed over the 4 bytes of the group: the
sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain
below the maximum value defined in Table 9: Cycling performance by groups of 4 byte.
Example1: maximum cycling limit reached with 1 million cycles per byte
Each byte of a group can be equally cycled 1 million times (at 25 °C) so that the group
cycling budget is 4 million cycles.
Example2: maximum cycling limit reached with unequal byte cycling
Inside a group, byte0 can be cycled 2 million times, byte1 can be cycled 1 million times,
byte2 and byte3 can be cycled 500,000 times, so that the group cycling budget is 4 million
cycles.
a. A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.
28/43
DocID023103 Rev 8
M95128-A125 M95128-A145
6
Delivery state
Delivery state
The device is delivered with:
7
•
the memory array set to all 1s (each byte = FFh),
•
Status register: bit SRWD =0, BP1 =0 and BP0 =0,
•
Identification page: the first three bytes define the Device identification code (value
defined in Table 5). The content of the following bytes is Don’t Care.
Absolute maximum ratings
Stressing the device outside the ratings listed in Table 8 may cause permanent damage to
the device. These are stress ratings only, and operation of the device at these, or any other
conditions outside those indicated in the operating sections of this specification, is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Table 8. Absolute maximum ratings
Symbol
Parameter
Min.
Max.
Unit
TSTG
Storage temperature
–65
150
°C
TAMR
Ambient operating temperature
–40
150
°C
TLEAD
Lead temperature during soldering
See
note (1)
°C
VO
Voltage on Q pin
–0.50
VCC+0.6
V
VI
Input voltage
–0.50
6.5
V
IOL
DC output current (Q = 0)
-
5
mA
IOH
DC output current (Q = 1)
-
5
mA
VCC
Supply voltage
–0.50
6.5
V
VESD
Electrostatic pulse (Human Body Model)(2)
-
4000
V
1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK®
7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS
directive 2011/65/EU of July 2011).
2. Positive and negative pulses applied on pin pairs, in accordance with AEC-Q100-002 (compliant with
ANSI/ESDA/JEDEC JS-001-2012, C1=100 pF, R1=1500 Ω, R2=500 Ω)
DocID023103 Rev 8
29/43
42
DC and AC parameters
8
M95128-A125 M95128-A145
DC and AC parameters
This section summarizes the operating conditions and the DC/AC characteristics of the
device.
Table 9. Cycling performance by groups of 4 byte
Symbol
Ncycle
Parameter
Write cycle endurance(1)
Test condition
Min.
Max.
TA ≤ 25 °C, 1.7 V < VCC < 5.5 V
-
4,000,000
TA = 85 °C, 1.7 V < VCC < 5.5 V
-
1,200,000
TA = 125 °C, 1.7 V < VCC < 5.5 V
-
600,000
-
400,000
(3),
TA = 145 °C
2.5 V < VCC < 5.5 V
Unit
Write
cycle(2)
1. The Write cycle endurance is defined for groups of four data bytes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3] where
N is an integer, or for the status register byte (refer also to Section 5.3: Cycling with Error Correction Code (ECC)). The
Write cycle endurance is defined by characterization and qualification.
2. A Write cycle is executed when either a Page Write, a Byte Write, a WRSR, a WRID or an LID instruction is decoded.
When using the Byte Write, the Page Write or the WRID, refer also to Section 5.3: Cycling with Error Correction Code
(ECC).
3. For temperature range 4 only.
Table 10. Operating conditions (voltage range W, temperature range 4)
Symbol
Conditions
Min.
Max.
Unit
Supply voltage
-
2.5
5.5
V
TA
Ambient operating temperature
-
–40
145
°C
fC
Operating clock frequency
-
10
MHz
VCC
Parameter
5.5 V ≥ VCC ≥ 2.5 V,
capacitive load on Q pin ≤100pF
Table 11. Operating conditions (voltage range R, temperature range 3)
Symbol
Conditions
Min.
Max.
Unit
Supply voltage
-
1.7
5.5
V
TA
Ambient operating temperature
-
–40
125
°C
fC
Operating clock frequency
VCC ≥ 2.5 V, capacitive load on Q pin ≤100pF
-
10
VCC ≥ 1.7 V, capacitive load on Q pin ≤100pF
-
5
VCC
Parameter
MHz
Table 12. Operating conditions (voltage range R, temperature range 3)
for high-speed communications
Symbol
Conditions
Min.
Max.
Unit
Supply voltage
-
4.5
5.5
V
TA
Ambient operating temperature
-
–40
85
°C
fC
Operating clock frequency
-
20
MHz
VCC
30/43
Parameter
VCC ≥ 4.5 V, capacitive load on Q pin ≤ 60 pF
DocID023103 Rev 8
M95128-A125 M95128-A145
DC and AC parameters
Table 13. DC characteristics (voltage range W, temperature range 4)
Specific test conditions
Symbol
COUT(2)
Parameter
(in addition to conditions specified in
Table 10)
Min.
Max.
Output capacitance (Q)
VOUT = 0 V
-
8
Input capacitance
VIN = 0 V
-
6
ILI
Input leakage current
VIN = VSS or VCC
-
2
ILO
Output leakage current
S = VCC, VOUT = VSS or VCC
-
3
VCC = 2.5 V, fC = 10 MHz,
C = 0.1 VCC/0.9 VCC, Q = open
-
2
VCC = 5.5 V, fC = 10 MHz,
C = 0.1 VCC/0.9 VCC, Q = open
-
4
2.5 V < VCC < 5.5 V, during tW,
S = VCC
-
2(2)
t° = 85 °C, VCC = 2.5 V, S = VCC
VIN = VSS or VCC
-
2
t° = 85 °C, VCC = 5.5 V, S = VCC
VIN = VSS or VCC
-
3
t° = 125 °C, VCC = 2.5 V, S = VCC
VIN = VSS or VCC
-
15
t° = 125 °C, VCC = 5.5 V, S = VCC
VIN = VSS or VCC
-
20
t° = 145 °C, VCC = 2.5 V, S = VCC
VIN = VSS or VCC
-
25
t° = 145 °C, VCC = 5.5 V, S = VCC
VIN = VSS or VCC
-
40
CIN
(2)
ICC
ICC0(1)
ICC1
Supply current (Read)
Supply current (Write)
Supply current
(Standby power mode)
pF
µA
mA
µA
VIL
Input low voltage
-
–0.45
0.3 VCC
VIH
Input high voltage
-
0.7 VCC
VCC+1
VOL
Output low voltage
IOL = 2 mA
-
0.4
VOH
Output high voltage
IOH = –2 mA
0.8 VCC
-
Internal reset threshold
voltage
-
0.5
1.5
VRES(2)
Unit
V
1. Average value during the Write cycle (tW)
2. Characterized only, not 100% tested
DocID023103 Rev 8
31/43
42
DC and AC parameters
M95128-A125 M95128-A145
Table 14. DC characteristics (voltage range R, temperature range 3)
Test conditions
Symbol
COUT(3)
Parameter
(in addition to conditions specified
in Table 11)
Min.
Max.
Output capacitance (Q)
VOUT = 0 V
-
8
Input capacitance
VIN = 0 V
-
6
ILI
Input leakage current
VIN = VSS or VCC
-
2
ILO
Output leakage current
S = VCC, VOUT = VSS or VCC
-
3
VCC = 1.7 V, C = 0.1 VCC/0.9 VCC,
Q = open, fC = 5 MHz
-
2
VCC = 2.5 V, C = 0.1 VCC/0.9 VCC,
Q = open, fC = 10 MHz
-
2
VCC = 5.5 V, fC = 20 MHz(1)
C = 0.1 VCC/0.9 VCC, Q = open
-
5
1.7 V ≤ VCC < 5.5 V during tW,
S = VCC
-
2(3)
t° = 85 °C, VCC = 1.7 V,
S = VCC, VIN = VSS or VCC
-
1
t° = 85 °C, VCC = 2.5 V,
S = VCC, VIN = VSS or VCC
-
2
t° = 85 °C, VCC = 5.5 V,
S = VCC, VIN = VSS or VCC
-
3
t° = 125 °C, VCC = 1.7 V,
S = VCC, VIN = VSS or VCC
-
15
t° = 125 °C, VCC = 2.5 V,
S = VCC, VIN = VSS or VCC
-
15
t° = 125 °C, VCC = 5.5 V,
S = VCC, VIN = VSS or VCC
-
20
1.7 V ≤ VCC < 2.5 V
–0.45
0.25 VCC
2.5 V ≤ VCC < 5.5 V
–0.45
0.3 VCC
1.7 V ≤ VCC < 2.5 V
0.75 VCC
VCC+ 1
2.5 V ≤ VCC < 5.5 V
0.7 VCC
VCC+ 1
VCC = 1.7 V, IOL = 1 mA
-
0.3
VCC ≥ 2.5 V, IOL = 2 mA
-
0.4
VCC = 1.7 V, IOH = 1 mA
0.8 VCC
-
VCC ≥ 2.5 V, IOH = -2 mA
0.8 VCC
-
0.5
1.5
CIN
(3)
ICC
ICC0(2)
ICC1
Supply current (Read)
Supply current (Write)
Supply current (Standby mode)
VIL
Input low voltage
VIH
Input high voltage
VOL
Output low voltage
VOH
Output high voltage
VRES(3)
Internal reset threshold voltage
-
1. When –40 °C < t° < 85 °C.
2. Average value during the Write cycle (tW)
3. Characterized only, not 100% tested
32/43
DocID023103 Rev 8
Unit
pF
µA
mA
mA
µA
V
V
V
V
V
M95128-A125 M95128-A145
DC and AC parameters
Table 15. AC characteristics
Min.
Symbol
Alt.
fC
fSCK
Parameter
Max.
Min.
Max.
Min.
Max.
Test
Test
conditions
Test
conditions specified in conditions
specified in
Table 10
specified in
Table 11
and
Table 12
Table 11
Clock frequency
-
5
-
10
-
20
tSLCH
tCSS1 S active setup time
60
-
30
-
15
-
tSHCH
tCSS2 S not active setup time
60
-
30
-
15
-
tSHSL
tCS
S deselect time
90
-
40
-
20
-
tCHSH
tCSH
S active hold time
60
-
30
-
15
-
S not active hold time
60
-
30
-
15
-
tCHSL
(1)
tCLH
Clock high time
80
-
40
-
20
-
tCL(1)
tCLL
Clock low time
80
-
40
-
20
-
tCLCH(2)
tRC
Clock rise time
-
2
-
2
-
2
tCHCL(2)
tFC
Clock fall time
-
2
-
2
-
2
tDVCH
tDSU
Data in setup time
20
-
10
-
5
-
tCHDX
tDH
Data in hold time
20
-
10
-
10
-
tHHCH
Clock low hold time after HOLD not active
60
-
30
-
15
-
tHLCH
Clock low hold time after HOLD active
60
-
30
-
15
-
tCLHL
Clock low set-up time before HOLD active
0
-
0
-
0
-
tCLHH
Clock low set-up time before HOLD not
active
0
-
0
-
0
-
Output disable time
-
80
-
40
-
20
Clock low to output valid
-
80
-
40
-
20
tCH
tSHQZ(2)
tDIS
tCLQV(3)
tV
tCLQX
tHO
Output hold time
0
-
0
-
0
-
(2)
tRO
Output rise time
-
20
-
20
-
20
tQHQL(2)
tFO
Output fall time
-
20
-
20
-
20
tHHQV
tLZ
HOLD high to output valid
-
80
-
40
-
20
tHZ
HOLD low to output high-Z
-
80
-
40
-
20
tWC
Write time
-
4
-
4
-
4
tQLQH
tHLQZ
tW
(2)
Unit
MHz
ns
µs
ns
ms
1. tCH + tCL must never be lower than the shortest possible clock period, 1/fC(max).
2. Value guaranteed by characterization, not 100% tested in production.
3. tCLQV must be compatible with tCL (clock low time): if tSU is the Read setup time of the SPI bus master, tCL must be equal to
(or greater than) tCLQV+tSU.
DocID023103 Rev 8
33/43
42
DC and AC parameters
M95128-A125 M95128-A145
Figure 17. AC measurement I/O waveform
,QSXWDQG2XWSXW
7LPLQJ5HIHUHQFH/HYHOV
,QSXW/HYHOV
ೌ9&&
ೌ9&&
ೌ9&&
ೌ9&&
$,&
Figure 18. Serial input timing
W6+6/
6
W&+6/
W&+
W6/&+
W&+6+
W6+&+
&
W'9&+
W&/
W&+&/
W&/&+
W&+';
'
/6%,1
06%,1
+LJKLPSHGDQFH
4
$,G
Figure 19. Hold timing
6
W+/&+
W&/+/
W++&+
&
W&/++
W+/4=
W++49
4
+2/'
$,F
34/43
DocID023103 Rev 8
M95128-A125 M95128-A145
DC and AC parameters
Figure 20. Serial output timing
6
W6+6/
W&+
&
W&/49
W&/&+
W&+&/
W&/
W6+4=
W&/4;
4
W4/4+
W4+4/
'
$''5
/6%,1
$, J
DocID023103 Rev 8
35/43
42
Package mechanical data
9
M95128-A125 M95128-A145
Package mechanical data
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
9.1
SO8N package information
Figure 21. SO8N – 8-lead plastic small outline, 150 mils body width, package outline
K[Û
$
$
F
FFF
E
H
PP
*$8*(3/$1(
'
N
(
(
$
/
/
62$B9
1. Drawing is not to scale.
Table 16. SO8N – 8-lead plastic small outline, 150 mils body width,
package mechanical data
inches(1)
millimeters
Symbol
36/43
Min.
Typ.
Max.
Min.
Typ.
Max.
A
-
-
1.750
-
-
0.0689
A1
0.100
-
0.250
0.0039
-
0.0098
A2
1.250
-
-
0.0492
-
-
b
0.280
-
0.480
0.0110
-
0.0189
c
0.170
-
0.230
0.0067
-
0.0091
D
4.800
4.900
5.000
0.1890
0.1929
0.1969
E
5.800
6.000
6.200
0.2283
0.2362
0.2441
E1
3.800
3.900
4.000
0.1496
0.1535
0.1575
e
-
1.270
-
-
0.0500
-
h
0.250
-
0.500
0.0098
-
0.0197
k
0°
-
8°
0°
-
8°
L
0.400
-
1.270
0.0157
-
0.0500
DocID023103 Rev 8
M95128-A125 M95128-A145
Package mechanical data
Table 16. SO8N – 8-lead plastic small outline, 150 mils body width,
package mechanical data (continued)
inches(1)
millimeters
Symbol
Min.
Typ.
Max.
Min.
Typ.
Max.
L1
-
1.040
-
-
0.0409
-
ccc
-
-
0.100
-
-
0.0039
1. Values in inches are converted from mm and rounded to four decimal digits.
Figure 22. SO8N – 8-lead plastic small outline, 150 mils body width,
package recommended footprint
[
2B621B)3B9
1. Dimensions are expressed in millimeters.
DocID023103 Rev 8
37/43
42
Package mechanical data
9.2
M95128-A125 M95128-A145
TSSOP8 package information
Figure 23. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch,
package outline
ϴ
ϱ
Đ
ϭ
ϭ
ϰ
ɲ
>
ϭ
W
Ϯ
>ϭ
ď
Ğ
76623$0B9
1. Drawing is not to scale.
Table 17. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch,
package mechanical data
inches(1)
millimeters
Symbol
Min.
Typ.
Max.
Min.
Typ.
Max.
A
-
-
1.200
-
-
0.0472
A1
0.050
-
0.150
0.0020
-
0.0059
A2
0.800
1.000
1.050
0.0315
0.0394
0.0413
b
0.190
-
0.300
0.0075
-
0.0118
c
0.090
-
0.200
0.0035
-
0.0079
CP
-
-
0.100
-
-
0.0039
D
2.900
3.000
3.100
0.1142
0.1181
0.1220
e
-
0.650
-
-
0.0256
-
E
6.200
6.400
6.600
0.2441
0.2520
0.2598
E1
4.300
4.400
4.500
0.1693
0.1732
0.1772
L
0.450
0.600
0.750
0.0177
0.0236
0.0295
L1
-
1.000
-
-
0.0394
-
α
0°
-
8°
0°
-
8°
1. Values in inches are converted from mm and rounded to four decimal digits.
38/43
DocID023103 Rev 8
M95128-A125 M95128-A145
9.3
Package mechanical data
WFDFPN8 package information
Figure 24. WFDFPN8 (MLP8) – 8-lead, 2 x 3 mm, 0.5 mm pitch very very thin fine pitch
dual flat package outline
'
'
'DWXP<
'
3LQ,'PDUNLQJ
H
$ %
3LQ
(
(
(
6HH=
'HWDLO
[
.
DDD #
1;E
[
1' [H
DDD #
7RSYLHZ
EEE - & $ %
GGG - &
%RWWRPYLHZ
'DWXP<
FFF #
HHH # $
6HDWLQJSODQH
&
$
/ /
H
H
/
6LGHYLHZ
7HUPLQDOWLS
'HWDLO³=´
$
工商网监
湘ICP备2023018690号
