SPC58EEx, SPC58NEx
32-bit Power Architecture microcontroller for automotive ASIL-D
applications
Datasheet - production data
• Junction temperature range -40 °C to 165 °C
FPBGA292 (17 x 17 x 1.8 mm)
eLQFP176 (24 x 24 x 1.4 mm)
Known Good Die
Features
• AEC-Q100 qualified
• 32-bit Power Architecture VLE compliant CPU
cores:
– Three main CPUs, dual issue, 32-bit CPU
core complexes (e200z4), two of them
having one checker core in lock-step
– Floating Point, End-to-End Error Correction
• 6576 KB (6288 KB code flash + 288 KB data
flash) on-chip flash memory:
– supports read during program and erase
operations, and multiple blocks allowing
EEPROM emulation
– Supports read while read between the two
code Flash partitions.
• 608 KB on-chip general-purpose SRAM (in
addition to 160 KB core local data RAM)
• 96-channel direct memory access controller
(eDMA)
• Comprehensive new generation ASIL-D safety
concept:
– ASIL-D of ISO 26262
– FCCU for collection and reaction to failure
notifications
– Memory Error Management Unit (MEMU)
for collection and reporting of error events
in memories
– Cyclic redundancy check (CRC) unit
• Dual-channel FlexRay controller
• Hardware Security Module (HSM)
July 2019
This is information on a product in full production.
• GTM 343 - Generic Timer Module:
– Intelligent complex timer module
– 144 channels (40 input and 104 output)
– 5 programmable fine grain multi-threaded
cores
– 24-bit wide channels
• Enhanced analog-to-digital converter system
with:
– 1 supervisor 12-bit SAR analog converter
– 4 separate fast 12-bit SAR analog
converters
– 3 separate 10-bit SAR analog converters,
one with STDBY mode support
– 6 separate 16-bit Sigma-Delta analog
converters
• Communication interfaces:
– 18 LINFlexD modules
– 10 deserial serial peripheral interface
(DSPI) modules
– 8 MCAN interfaces with advanced shared
memory scheme and ISO CAN-FD support,
one supporting time-triggered controller
area network (TTCAN)
• Two Ethernet controller 10/100 Mbps,
compliant IEEE 802.3-2008
• Flexible Power Supply options:
– External Regulators (1.2 V core, 3.3 V–5 V
IO)
– Single internal SMPS regulator
(eLQFP176)
– Single internal Linear Regulator with
external ballast (FPBGA292)
• Nexus development interface (NDI) per IEEEISTO 5001-2003 standard, with some support
for 2010 standard
• Boot assist Flash (BAF) supports factory
programming using a serial bootload through
the asynchronous CAN or LIN/UART
DS11646 Rev 4
1/154
www.st.com
SPC58EEx, SPC58NEx
Table 1. Device summary
Part number
4 MB
Package
2/154
6 MB
Dual core
Triple core
Dual core
Triple core
eLQFP176
SPC58EE80E7
SPC58NE80E7
SPC58EE84E7
SPC58NE84E7
FPBGA292
SPC58EE80C3
SPC58NE80C3
SPC58EE84C3
SPC58NE84C3
KGD
—
—
—
SPC58NE84H0
DS11646 Rev 4
SPC58EEx, SPC58NEx
Table of contents
Table of contents
1
2
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.1
Document overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.2
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.3
Device feature summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.4
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
1.5
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Package pinouts, pad characteristics, and signal descriptions . . . . . 13
2.1
3
Pad dimensions/ KGD coordinates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.1
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3.2
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.3
Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
3.3.1
Power domains and power up/down sequencing . . . . . . . . . . . . . . . . . 20
3.4
Electrostatic discharge (ESD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.5
Electromagnetic compatibility characteristics . . . . . . . . . . . . . . . . . . . . . . 23
3.6
Temperature profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3.7
Device consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.8
I/O pad specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.8.1
I/O input DC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.8.2
I/O output DC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.8.3
I/O pad current specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
3.9
Reset pad (PORST, ESR0) electrical characteristics . . . . . . . . . . . . . . . . 38
3.10
PLLs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3.11
3.10.1
PLL0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3.10.2
PLL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
3.11.1
Crystal oscillator 40 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
3.11.2
Crystal Oscillator 32 kHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3.11.3
RC oscillator 16 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3.11.4
Low power RC oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
DS11646 Rev 4
3/154
5
Table of contents
3.12
4
5
4/154
SPC58EEx, SPC58NEx
ADC system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.12.1
ADC input description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.12.2
SAR ADC 12 bit electrical specification . . . . . . . . . . . . . . . . . . . . . . . . . 49
3.12.3
SAR ADC 10 bit electrical specification . . . . . . . . . . . . . . . . . . . . . . . . . 54
3.12.4
S/D ADC electrical specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
3.12.5
SD ADC filter modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
3.13
Temperature Sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
3.14
LFAST pad electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
3.14.1
LFAST interface timing diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
3.14.2
LFAST and MSC/DSPI LVDS interface electrical characteristics . . . . . 69
3.14.3
LFAST PLL electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
3.15
Aurora LVDS electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
3.16
Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
3.16.1
Power management integration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
3.16.2
Voltage regulators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
3.16.3
Voltage monitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
3.17
Flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
3.18
AC Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
3.18.1
Debug and calibration interface timing . . . . . . . . . . . . . . . . . . . . . . . . . 92
3.18.2
DSPI timing with CMOS and LVDS pads . . . . . . . . . . . . . . . . . . . . . . . . 99
3.18.3
Ethernet timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
3.18.4
FlexRay timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
3.18.5
PSI5 timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
3.18.6
CAN timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
3.18.7
UART timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
3.18.8
I2C timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
4.1
eLQFP176 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
4.2
FPBGA292 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
4.3
Package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
4.3.1
LQFP176 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
4.3.2
FPBGA292 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
4.3.3
General notes for specifications at maximum junction temperature . . 138
Ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
DS11646 Rev 4
SPC58EEx, SPC58NEx
6
Table of contents
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144
DS11646 Rev 4
5/154
5
Introduction
SPC58EEx, SPC58NEx
1
Introduction
1.1
Document overview
This document provides electrical specifications, pin assignments, and package diagrams
for the SPC5x series of microcontroller units (MCUs). For functional characteristics, see the
SPC5x microcontroller reference manual.
1.2
Description
The SPC58xEx microcontroller is the first in a new family of devices superseding the SPC5x
family. SPC58xEx builds on the legacy of the SPC5x family, while introducing new features
coupled with higher throughput to provide substantial reduction of cost per feature and
significant power and performance improvement (MIPS per mW).
1.3
Device feature summary
Table 2. SPC58xEx feature summary
Feature
Description
SPC58 family
40 nm
Computing Shell 0
Number of Cores
up to 2
Number of checker cores
up to
16 KB Instruction
Local RAM
64 KB Data
Single Precision Floating Point
Yes
SIMD (LSP)
No
VLE
Yes
8 KB Instruction
Cache
4 KB Data
Computing Shell 1
Number of Cores
1
Number of checker cores
up to 1
16 KB Instruction
Local RAM
6/154
32 KB Data
Single Precision Floating Point
Yes
SIMD (LSP)
Yes
VLE
Yes
Cache
8 KB Instruction
DS11646 Rev 4
SPC58EEx, SPC58NEx
Introduction
Table 2. SPC58xEx feature summary (continued)
Feature
Description
Other
MPU
Yes
Security (HSM Module)
up to 1
Semaphores
Yes
CRC Channels
2x4
Software Watchdog Timer (SWT)
4
Core Nexus Class
3+
4 x SCU
Event Processor
4 x PMC
Run control Module
Yes
System SRAM
608 KB (including 256 KB of standby RAM(1))
User Flash memory
up to 6144 KB code / 256 KB data
Flash fetch accelerator
2 x 2 x4 x 256-bit
Security Flash memory
up to 144 KB code / 32 KB data
Flash Overlay RAM
2 x 16 KB
Calibration Interface
64-bit IPS Slave
DMA channels
96
DMA Nexus Class
3
LINFlexD
18
M_CAN supporting CAN-FD
according to ISO 11898-1 2015
(instances supporting also TTCAN)
8 (1)
DSPI
10
Microsecond channel downlink
2
SENT bus
15
I2C
1
PSI5 bus
2
FlexRay
1 x Dual channel
Ethernet
2
SIPI / LFAST Interprocessor bus
High Speed
8 PIT channels
System Timers
4 AUTOSAR® (STM)
RTC/API
GTM Timer
40 Input Channels, 104 Output Channels
GTM RAM
61 KB
DS11646 Rev 4
7/154
12
Introduction
SPC58EEx, SPC58NEx
Table 2. SPC58xEx feature summary (continued)
Feature
Description
Interrupt controller
> 710 sources
ADC (SAR)
8
ADC (SD)
6
Temp. sensor
Yes
Self Test Controller
Yes
PLL
Dual PLL with FM
Integrated linear voltage regulator
Yes(1)
Integrated switch mode voltage
regulator (SMPS)
Yes(2)
External Power Supplies
3.3 V - 5 V, 1.2 V
Stop Mode
Halt Mode
Low Power Modes
Smart Standby with output controller, analog and digital
inputs(1)
Standby Mode(1)
1. Except eLQFP176.
2. Except LFBGA292.
1.4
Block diagram
Figure 1 and Figure 2 show the top-level block diagrams.
8/154
DS11646 Rev 4
SPC58EEx, SPC58NEx
Introduction
Figure 1. Block diagram
1H[XV'DWD
7UDFH
1H[XV'DWD
7UDFH
1H[XV'DWD
7UDFH
$''
'$7$
$''
'$7$
$''
'$7$
,&DFKH
&RQWURO
.%
,0(0
.%
ZD\
'0(0
&RQWURO
'&DFKH
&RQWURO
.%
'0(0
.%
ZD\
/63
8QLILHG
%DFNGRRU
,QWHUIDFH
:LWK
(((&&
&RUH0HPRU\3URWHFWLRQ8QLW
&038
&K
H'0$B
$''
'$7$
(((&&
3$08
0+]
(((&&
3$08
0+]
1H[XV'DWD
7UDFH
1H[XV'DWD
7UDFH
%,8ZLWK(((&&
'HFRUDWHG6WRUDJH$FFHVV
,QVWUXFWLRQ
$''
'$7$
/RDG6WRUH
$''
'$7$
$+%B0
$+%B0
$+%B0
$+%B0
$+%B0
$+%B0$+%B0
$+%B0
)DVW&URVV%DU6ZLWFK ;%$5B $0%$Y$+%±ELW±0+]$+%B0
6\VWHP0HPRU\3URWHFWLRQ8QLW 6038B
$+%B6
$+%B6
$+%B6
$+%B6
$+%B6
$+%B6
$''
'$7$
$''
'$7$
$''
'$7$
$''
'$7$
$''
'$7$
3HULSK%ULGJH 3HULSK%ULGJH
35$0&B
35$0&B
$,36B
$,36B
ZLWK(((&& ZLWK(((&&
(((&&
(((&&
0+]
0+]
0+]
0+]
$''
'$7$
$''
'$7$
$''
'$7$
$''
'$7$
3HULSKHUDO
&OXVWHU
0+]
3HULSKHUDO
&OXVWHU
0+]
65$0
$UUD\
.%
65$0
$UUD\
.%
67'%<
$''
'$7$
$''
'$7$
$+%B0
$+%B0
$+%B0
638
1H[XV$XURUD5RXWHU
6:7B,$&
6:7B,$&
H]Q±0+]
GXDOLVVXH
1H[XVS
0DLQ&RUHB
H]Q±0+]
GXDOLVVXH
1H[XVS
0DLQ&RUHB
9/(
()38
,0(0
&RQWURO
,&DFKH
&RQWURO
.%
,0(0
.%
ZD\
'0(0
&RQWURO
'&DFKH
&RQWURO
.%
'0(0
.%
ZD\
8QLILHG
%DFNGRRU
,QWHUIDFH
:LWK
(((&&
&RUH0HPRU\3URWHFWLRQ8QLW
&038
%,8ZLWK(((&&
'HFRUDWHG6WRUDJH$FFHVV
9/(
()38
,0(0
&RQWURO
,&DFKH
&RQWURO
.%
,0(0
.%
ZD\
'0(0
&RQWURO
'&DFKH
&RQWURO
.%
'0(0
.%
ZD\
8QLILHG
%DFNGRRU
,QWHUIDFH
:LWK
(((&&
&RUH0HPRU\3URWHFWLRQ8QLW
&038
%,8ZLWK(((&&
'HFRUDWHG6WRUDJH$FFHVV
,QVWUXFWLRQ
$''
'$7$
/RDG6WRUH
$''
'$7$
,QVWUXFWLRQ
$''
'$7$
/RDG6WRUH
$''
'$7$
$+%B0
$+%B0
$+%B0
$+%B0
)DVW&URVV%DU6ZLWFK ;%$5B $0%$Y$+%±ELW±0+]
6\VWHP0HPRU\3URWHFWLRQ8QLW 6038B
$+%B6
$+%B6
$+%B6
$''
'$7$
3)/$6+&B0+]
6HW$VVRFLDWLYH
3UHIHWFK%XIIHUV
ZLWK(((&&
$+%B6
$''
'$7$
3DJH/LQH
)/$6+0%
)/$6+0%
1RQ9RODWLOH0HPRU\
0XOWLSOH5::SDUWLWLRQV
DS11646 Rev 4
$+%B6
$+%B6
$+%B6
$+%B6
$+%B6
$+%B6
$''
'$7$
$''
'$7$
$''
'$7$
$''
'$7$
35$0&B
ZLWK((
(&&
0+]
35$0&B
ZLWK((
(&&
0+]
3HULSK%ULGJH
$,36B
(((&&
0+]
$''
'$7$
$''
'$7$
$''
'$7$
65$0
$UUD\
.%
65$0
$UUD\
.%
3HULSKHUDO
&OXVWHU
0+]
3)/$6+&B0+]
6HW$VVRFLDWLYH
3UHIHWFK%XIIHUV
ZLWK(((&&
((3520
[[.%
%XGG\ 1$5 2YHUOD\ $08
'HYLFH $+% 5$0
,QWHUIDFH
.%
'HOD\HG/RFNVWHSZLWK5HGXQGDQF\&KHFNHUV
,0(0
&RQWURO
'0$&+08;B
'0$&+08;B
()38
'&,
'HOD\HG/RFNVWHSZLWK5HGXQGDQF\&KHFNHUV
&RQFHQWUDWRUB &RQFHQWUDWRUB &RQFHQWUDWRUB
(((&&
(((&&
(((&&
3$08
3$08
3$08
0+]
0+]
0+]
9/(
-7$*&
6,3,B LQWHUSURFHVVRU
+60
$''
'$7$
6:7B,$&
H]Q±0+]
GXDOLVVXH
1H[XVS
0DLQ&RUHB
'HOD\HG/RFNVWHSZLWK5HGXQGDQF\&KHFNHUV
'0$&+08;B
'0$&+08;B
'0$&+08;B
'0$&+08;B
)OH[5D\B
(7+(51(7B
6,3,B 'HEXJ
(7+(51(7B
&K
H'0$B
$+%B0
-7$*0
,17&B
$OOVKDGRZHG
PRGXOHVDUHLQ
GHO\HG/RFNVWHS
FRQILJXUDWLRQ
%XGG\'HYLFH 2YHUOD\
,QWHUIDFH 5$0
.%
9/154
12
Introduction
SPC58EEx, SPC58NEx
Figure 2. Periphery allocation
$,36B
;%$5B
;%,&B&RQFHQWUDWRUB
(7+(51(7B
*70
6038B
6$5B$'&BELWB
213ODWIRUP,3
2))3ODWIRUP,3
;%,&B
6$5B$'&BELWB
35$0B
6$5B$'&BELWB67'%<
3&0B
6$5B$'&BELWB683(59,625
3)/$6+B
36,B
)/(;5$
工商网监
湘ICP备2023018690号
