SPEAR-09-H122

SPEAR-09-H122 SPEAr™ Head600 Preliminary Data Features ■ ■ ARM926EJ-S core @333MHz. 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool. Multilayer AMBA 2.0 compliant Bus with fMAX 166MHz 32KByte Rom. 8KByte common Static Ram. Dynamic Power saving features. High performance 8 channels DMA. Ethernet 10/100/1000 MAC with GMII/MII Interface to external PHY. USB2.0 device with integrated PHY. 2 USB2.0 Host with integrated PHY. Ext. SDRAM memory interface: – 8/16bit (DDR1@200MHz) – 8/16bit (DDR2@333MHz) Flashes interface: – Nand 8/16bit – Serial (up to 50Mbps). 3-SPI Master/Slave up to 40Mbps. I2C Master/Slave mode - High, Fast and Slow speed. 2 independent UART up to 460.8 Kbps with Software Flow Control mode. IrDA (Fir-Mir-Sir) from 9.6Kbps to 4Mbps speed-rate. Colour LCD controller: – up to 1024x768 resolutions. Device summary Op. temp. range, °C -40 to 85 Package PBGA420(23x23x1.81mm) Packing Tray ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ PBGA420 ■ ■ ■ ■ ■ ■ ■ ■ ■ – 24bpp true colour TFT panel. – 16bpp DSTN panel. 10 GPIOs bidirectional signals with interrupt capability. 88 RAS-GPIOs user customizable bidirectional signals (up to 4 clocks). ADC 10 bit, 1MSPS, 8 analog inputs. JPEG codec accelerator. 10 independent Timers with programmable prescaler. Real Time Clock. WatchDog System Controller MISC internal control registers. JTAG (IEEE1149.1) interface ■ ■ ■ ■ ■ ■ Description SPEAr Head600 is a powerful digital engine belonging to SPEAr family, the innovative customizable System on chip. The device integrates an ARM 926 core with a large set of proven IPs and a big configurable logic block that allow very fast customization of unique and/or proprietary solution. Table 1. Part number SPEAR-09-H122 February 2007 Rev 1 1/37 www.st.com 1 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. Contents SPEAR-09-H122 Contents Reference documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1 Product Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 1.1 1.2 1.3 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Architecture properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.1 2.2 Functional pin group . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Special IOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 2.2.1 2.2.2 2.2.3 USB 2.0 Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 SSTL_2/SSTL_18 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 LVDS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3 Memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 3.1 3.2 3.3 3.4 3.5 3.6 Main memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 ICM1 - Low speed connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 ICM2 - Application subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 ICM4 - High speed connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 ML1, 2 - Multi layer CPU subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 ICM3 - Basic subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 4 Main Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4.1 7.1 CPU subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4.1.1 4.1.2 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 CPU ARM 926EJ-S . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4.2 4.3 Clock and Reset System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Main oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4.3.1 4.3.2 Crystal connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Crystal equivalent model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 4.4 RTC oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 4.4.1 4.4.2 RTC crystal connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 RTC crystal equivalent model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 2/37 SPEAR-09-H122 Contents 4.5 4.6 4.7 4.8 4.9 Ethernet controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 USB2 Host Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 USB2 Device Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Low jitter PLL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Reconfigurable logic array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 4.9.1 4.9.2 4.9.3 4.9.4 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Custom project development . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Customization process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 ADC Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 4.10 Other interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 4.10.1 4.10.2 UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 5 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 5.1 5.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6 7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 3/37 List of tables SPEAR-09-H122 List of tables Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Pin description by functional group . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Main memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 ICM1 - Low speed connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 ICM2 - Application subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 ICM4 - High speed connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 ML1, 2 - Multi layer CPU subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 ICM3 - Basic subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Main oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 RTC oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 4/37 SPEAR-09-H122 List of figures List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Main SPEAr Head600 functional interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Crystal connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Crystal equivalent model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 RTC crystal oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 RTC crystal equivalent model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 PBGA420 Mechanical Data & Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 5/37 Reference documentation SPEAR-09-H122 Reference documentation 1. 2. 3. 4. 5. 6. 7. 8. 9. ARM926EJ-S - Technical Reference Manual AMBA 2.0 Specification EIA/JESD8-9 Specification USB2.0 Specification OHCI Specification EHCI Specification USB Specification IEEE 802.3 Specification I2C - Bus Specification 6/37 SPEAR-09-H122 Product Overview 1 Product Overview An outline picture of the main SPEAr Head600 functional interfaces is shown in Figure 1. Figure 1. Main SPEAr Head600 functional interfaces GMII/MII USB2.0 dev USB2.0 host(2) CLCD DDR 1/2 PL_GPIOs PL_LVDSs JTAG & Test I2C SPIs (3) UARTs (2) IrDA SPEAr Head600 GPIOs ADCs Flash Serial Flash Nand 1.1 Features The following main functionalities are implemented in the SPEAr Head600 SoC device: ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ARM926EJ-S core @333MHz, 16KB-I/D cache, configurable TMC-I/D size, MMU, TLB, JTAG and ETM trace module (multiplexed interfaces). 600KByte reconfigurable logic array (programmable through 4Metal and 4Vias). 128KByte configurable internal memory pool (Single and Dual port memory). 32KByte Rom (code customizable) 8KByte common SRam. Dynamic Power save features. High performance linked list 8 channels DMA. Ethernet GMII/MII (IEEE802.3/3x/1Q), management i/f. USB2.0 Device (High-Full-Slow speed); integrated PHY transceiver. 2-USB2.0 Host (High-Full-Slow speed); integrated PHY transceiver. Ext. memory i/f: 8/16bit DDR1@200Mhz/DDR2@333Mhz. Flash interface: Nand 8/16bit and Serial (up to 50Mbps). 3-SPI Master/Slave (Motorola-Texas-National) up to 40Mbps. I2C (High-Fast-Slow speed) Master/Slave. 2-Uart (speed rate up to 460.8Kbps). IrDA (Fir-Mir-Sir) from 9.6Kbps to 4Mbps speed-rate. Color LCD up to 1024x768 resolutions; 24bpp true colour; STN/TFT display panel. 10 GPIOs bidirectional signals with interrupt capability. 9 LVDS (8 out and 1 input) signals; customizable interface through programmable logic. 88 RAS-GPIOs user customizable bidirectional signals (up to 4 clocks). 7/37 Product Overview ● ● ● ● ● SPEAR-09-H122 ADC (1us/1MSPS) 8 analog input channel; 10bit approximation. JPEG codec accelerator 1clock/pixel. 10 independent Timers with programmable prescaler. RTC - WDOG - SYSCTR - MISC internal control registers. JTAG (IEEE1149.1) interface. 1.2 Architecture properties ● Power save features: – – – – Operating frequency SW programmable. Clock gating functionality. Low frequency operating mode. Automatic power saving controlled from application activity demands. 600Kgate standard cell array. Internal memory pool (128Kbyte) full configurable. Up to 16 external/internal source clock (some of these programmable). Three memory path toward the SDRAM controller to ensure a good bandwidth. ● Customizable logic to embed the customer real 'core competence': – – – – ● ● Architecture easily extensible. External memory bandwidth of each master tuneable to meet the target performances of different applications. 8/37 SPEAR-09-H122 Product Overview 1.3 Figure 2. Block diagram Block diagram CPU1 SPEAr Head600 Configurable Cell Array Subsystem ARM Subsystem APB SRAM 32KB SRAM 32KB ARM926EJS 16kI/16kD Coproces. Cache Tcm -I/D I D Tmr GPIO Int ctr I/F Control Cell Array (Applic. configurable) Multi-layer Bus Interconnection Matrix SDRAM Controller DDR1-2 D C B A Uart Uart JPEG (Codec ) Tmr Tmr Tmr WDG RTC DMA (8-chan .) CLCD Eth . Gmac USB2.0 Dev USB2.0 Host USB2.0 Host HS connect SPI SPI SRAM 32KB SRAM 32KB I2C Flash NAND RAM (8KB ) Gpio SPI Controller Gpio Sys Ctr ROM (32KB ) Flash Serial ADC IrDA Low Speed connect Application Subs . Misc Basic Subsystem Common Subsystems 9/37 Pin description SPEAR-09-H122 2 2.1 Pin description Functional pin group With reference to figure package schematic in Section 6, here follows the pin list, sorted by their belonging IP. All supply and ground pins are classified as power signals and gathered in the Table 3. Table 2. Group Pin description by functional group Signal name AIN_0 AIN_1 AIN_2 AIN_3 AIN_4 Ball W11 V11 V12 W12 W13 V13 V14 W14 W15 V15 E15 D14 E14 E13 D13 D12 D17 Input Test Reset Input TTL Schmitt trigger input buffer, 3.3 V tolerant, PU TTL output buffer, 3.3V capable,4 mA TTL Schmitt trigger input buffer, 3.3 V tolerant, PU Input Test Configuration ports. For functional mode they have to be set to zero. ADC negative voltage reference ADC positive voltage reference Input ADC analog input channel Analog buffer 2.5V tolerant Direction Function Pin Type ADC AIN_5 AIN_6 AIN_7 ADC_VREFN ADC_VREFP TEST_0 TEST_1 TEST_2 TEST_3 TEST_4 TEST_5 nTRST TTL input buffer, 3.3 V tolerant, PD DEBUG TDO E17 Output Test Data Output TCK TDI TMS PL PL_GPIO_0 E16 D16 D15 P4 Input Input Input I/O Test Clock Test Data Input Test Mode Select TTL BIDIR buffer, Programmable Logic I/O 3.3V capable, 4mA 3.3V tolerant, PU 10/37 SPEAR-09-H122 Table 2. Group Pin description Pin description by functional group (continued) Signal name PL_GPIO_1 PL_GPIO_2 PL_GPIO_3 PL_GPIO_4 PL_GPIO_5 PL_GPIO_6 PL_GPIO_7 PL_GPIO_8 PL_GPIO_9 PL_GPIO_10 PL_GPIO_11 PL_GPIO_12 PL_GPIO_13 PL_GPIO_14 PL_GPIO_15 PL_GPIO_16 PL_GPIO_17 Ball N4 N5 N6 M5 M4 M3 M2 M1 L1 L2 L3 L4 L5 K6 K5 K4 K3 K2 K1 J1 J2 J3 J4 J5 H5 H4 H3 H2 H1 G1 G2 G3 G4 G5 F5 I/O TTL BIDIR buffer, Programmable Logic I/O 3.3V capable, 4mA 3.3V tolerant, PU Direction Function Pin Type PL PL_GPIO_18 PL_GPIO_19 PL_GPIO_20 PL_GPIO_21 PL_GPIO_22 PL_GPIO_23 PL_GPIO_24 PL_GPIO_25 PL_GPIO_26 PL_GPIO_27 PL_GPIO_28 PL_GPIO_29 PL_GPIO_30 PL_GPIO_31 PL_GPIO_32 PL_GPIO_33 PL_GPIO_34 PL_GPIO_35 11/37 Pin description Table 2. Group SPEAR-09-H122 Pin description by functional group (continued) Signal name PL_GPIO_36 PL_GPIO_37 PL_GPIO_38 PL_GPIO_39 PL_GPIO_40 PL_GPIO_41 PL_GPIO_42 PL_GPIO_43 PL_GPIO_44 PL_GPIO_45 PL_GPIO_46 PL_GPIO_47 PL_GPIO_48 PL_GPIO_49 PL_GPIO_50 PL_GPIO_51 PL_GPIO_52 Ball F4 F3 F2 F1 E4 E3 E2 E1 D3 D2 D1 C2 C1 B1 A1 B2 A2 C3 B3 A3 B4 C4 D4 E5 D5 C5 B5 B6 C6 D6 E6 F6 F7 E7 D7 I/O TTL BIDIR buffer, Programmable Logic I/O 3.3V capable, 4mA 3.3V tolerant, PU Direction Function Pin Type PL PL_GPIO_53 PL_GPIO_54 PL_GPIO_55 PL_GPIO_56 PL_GPIO_57 PL_GPIO_58 PL_GPIO_59 PL_GPIO_60 PL_GPIO_61 PL_GPIO_62 PL_GPIO_63 PL_GPIO_64 PL_GPIO_65 PL_GPIO_66 PL_GPIO_67 PL_GPIO_68 PL_GPIO_69 PL_GPIO_70 12/37 SPEAR-09-H122 Table 2. Group Pin description Pin description by functional group (continued) Signal name PL_GPIO_71 PL_GPIO_72 PL_GPIO_73 PL_GPIO_74 PL_GPIO_75 PL_GPIO_76 PL_GPIO_77 PL_GPIO_78 Ball C7 B7 E8 D8 C8 B8 A8 C9 D9 E9 E10 D10 C10 A7 A6 A5 A4 F22 E22 Input MII_TXCLK TXD_0 TXD_1 TXD_2 TXD_3 GMII_TXD_4 D22 F21 E21 Output F20 E20 Transmit data D21 D20 I/O GMII_TXD_6 GMII_TXD_7 TX_ER TX_EN RX_ER RX_DV RX_CLK RXD_0 C22 C21 D18 Output D19 C20 C19 Input A22 B22 Receive Clock Receive Data Transmit Enable Receive Error Receive Data Valid TTL Input buffer 3.3V tolerant, PD Transmit Error TTL Output buffer 3.3V capable, 8mA TTL BIDIR buffer 3.3V capable, 8mA 3.3V tolerant, PD TTL Output buffer 3.3V capable, 8mA Transmit Clock MII Output Transmit clock (GMII) Ext. Clock TTL Output Buffer 3.3V capable, 8mA TTL Input Buffer, 3.3V tolerant, PD Programmable Logic External Clock TTL BIDIR buffer, 3.3V capable, 8mA 3.3V tolerant, PU I/O TTL Output buffer 3.3V capable, 4mA Programmable Logic I/O TTL Input Buffer 3.3V tolerant, PU Direction Function Pin Type PL PL_GPIO_79 PL_GPIO_80 PL_GPIO_81 PL_GPIO_82 PL_GPIO_83 PL_CLK_1 PL_CLK_2 PL_CLK_3 PL_CLK_4 GMII_TXCLK GMII_TXCLK125 Ethernet GMII_TXD_5 13/37 Pin description Table 2. Group SPEAR-09-H122 Pin description by functional group (continued) Signal name RXD_1 RXD_2 RXD_3 GMII_RXD_4 GMII_RXD_5 GMII_RXD_6 Ball B21 A21 B20 A20 B19 I/O A18 A19 A17 Input CRS MDIO B17 B18 I/O Carrier sense Management Data I/O Collision Detect TTL Input buffer 3.3V tolerant, PD TTL BIDIR buffer 3.3V capable, 4mA 3.3V tolerant, PD TTL Output buffer 3.3V capable, 8mA Receive Data TTL BIDIR buffer 3.3V capable, 8mA 3.3V tolerant, PD Input TTL Input buffer 3.3V tolerant, PD Direction Function Pin Type Ethernet GMII_RXD_7 COL MDC GPIO_0 GPIO_1 GPIO_2 GPIO_3 GPIO_4 GPIO GPIO_5 GPIO_6 GPIO_7 GPIO_8 GPIO_9 CLD_0 CLD_1 CLD_2 CLD_3 CLD_4 LCD I/F CLD_5 CLD_6 CLD_7 CLD_8 CLD_9 CLD_10 C18 W18 V18 U18 T18 W19 Output Management Data Clock I/O V19 U19 T19 R19 R18 Y20 Y21 Y22 W22 W21 W20 V20 V21 V22 U22 U21 Output General purpose I/O TTL BIDIR Buffer 3.3V capable, 8mA 3.3V tolerant, PU TTL Output buffer 3.3V capable, 8mA LCD Data TTL Output buffer 3.3V capable, 8mA 14/37 SPEAR-09-H122 Table 2. Group Pin description Pin description by functional group (continued) Signal name CLD_11 CLD_12 CLD_13 CLD_14 CLD_15 CLD_16 CLD_17 CLD_18 CLD_19 CLD_20 Ball U20 T20 T21 R21 R20 P19 P20 P21 N21 N20 N19 M20 M21 T22 R22 P22 Output CLLP CLLE CLPOWER DDR_ADD_0 DDR_ADD_1 DDR_ADD_2 DDR_ADD_3 DDR_ADD_4 DDR_ADD_5 DDR_ADD_6 N22 M22 M19 AB3 AB4 AA4 Y4 W4 W5 Y5 Address Line DDR_ADD_7 DDR_ADD_8 DDR_ADD_9 DDR_ADD_10 DDR_ADD_11 DDR_ADD_12 DDR_ADD_13 AA5 AB5 AB6 AA6 Y6 W6 W7 SSTL_2/SSTL_18 STN AC bias drive TFT Data Enable LCD Panel Clock STN Frame Pulse TFT Vertical Sync STN Line Pulse TFT Horizontal Sync Line End LCD Power Enable TTL Output buffer 3.3V capable, 8mA LCD Data Direction Function Pin Type LCD I/F CLD_21 CLD_22 CLD_23 CLAC CLCP CLFP DDR I/F 15/37 Pin description Table 2. Group SPEAR-09-H122 Pin description by functional group (continued) Signal name DDR_ADD_14 DDR_BA_0 DDR_BA_1 DDR_BA_2 DDR_RAS DDR_CAS DDR_WE DDR_CLKEN DDR_CLK_P DDR_CLK_N DDR_CS_0 DDR_CS_1 DDR_ODT_0 DDR_ODT_1 DDR_DATA_0 Ball Y7 Y9 Bank select W9 W10 AB7 AA7 AA8 AB8 AA9 AB9 Y8 W8 AB2 AB1 AB11 AA10 AB10 Y10 Y11 Y12 AB12 AA12 AB13 AA13 AA11 Y13 AB15 AA16 AB16 I/O DDR_DATA_11 DDR_DATA_12 DDR_DATA_13 DDR_DATA_14 Y16 Y15 Y14 AB14 Data Lines (Upper byte) SSTL_2/SSTL_18 Output Differential lower Data Strobe Lower Data Mask Lower Gate Open Differential SSTL_2/SSTL_18 I/O SSTL_2/SSTL_18 Chip Select Chip Select On-die Termination Enable lines Data Lines (Lower byte) SSTL_2/SSTL_18 Output Bank select SSTL_2/SSTL_18 Row strobe Column Strobe Write Enable Clock Enable Differential Clock Differential SSTL_2/SSTL_18 Direction Function Address Line Pin Type DDR I/F DDR_DATA_1 DDR_DATA_2 DDR_DATA_3 DDR_DATA_4 DDR_DATA_5 DDR_DATA_6 DDR_DATA_7 DDR_DQS_0 DDR_nDQS_0 DDR_DM_0 DDR_GATE_0 DDR_DATA_8 DDR_DATA_9 DDR_DATA_10 16/37 SPEAR-09-H122 Table 2. Group Pin description Pin description by functional group (continued) Signal name DDR_DATA_15 DDR_DQS_1 DDR_nDQS_1 DDR_DM_1 DDR_GATE_1 Ball AA14 AB17 AA17 AA15 Y17 V10 V9 V8 V7 D11 V1 I/O DEV_DM DEV_VBUS HOST1_DP HOST1_DM HOST1_VBUS V2 R4 T1 I/O T2 P5 P6 P1 P2 R5 R6 U4 Y1 Y2 A9 B9 L21 Output Input Output Input Output Input Output Input Output Input I/O USB HOST1 DUSB HOST1 VBUS USB Host1 Over-current USB HOST2 D+ USB HOST2 DUSB HOST2 VBUS USB Host2 Over-current Reference resistor 30 MHz Crystal I 30 MHz Crystal O 32KHz Crystal I Oscillator 1V capable RTC_XO 32 KHz Crystal O Serial Flash Input Data TTL Input Buffer 3.3V tolerant, PU Input USB Device DUSB Device VBUS USB HOST1 D+ Output I/O Input Output Output input I/O Differential upper Data Strobe Upper Data Mask SSTL_2/SSTL_18 Upper Gate Open Reference Voltage Ext. Resistor 2.5V Analog Analog Differential SSTL_2/SSTL_18 Direction Function Data Lines (Upper byte) Pin Type SSTL_2/SSTL_18 DDR I/F DDR_VREF DDR_COMP_2V5 DDR_COMP_GND DDR_COMP_1V8 DDR2_EN DEV_DP Common Return for Ext. Power Resistors Ext. Resistor 1.8V Configuration USB Device D+ Analog TTL Input Buffer 3.3V tolerant, PU Bidirectional Analog Buffer 5V tolerant TTL Input Buffer 3.3V tolerant, PD Bidirectional Analog Buffer 5V tolerant TTL Output Buffer 3.3V capable, 4mA TTL Input Buffer 3.3V tolerant, PD Bidirectional Analog Buffer 5V tolerant TTL Output Buffer 3.3V capable, 4mA TTL Input Buffer 3.3V tolerant, PD Analog Oscillator 2.5V capable USB HOST1_OVRC HOST2_DP HOST2_DM HOST2_VBUS HOST2_OVRC USB_RREF Master Clock RTC MCLK_XI MCLK_XO RTC_XI SMI SMI_DATAIN 17/37 Pin description Table 2. Group SPEAR-09-H122 Pin description by functional group (continued) Signal name SMI_DATAOUT Ball L20 L22 L19 L18 AA21 AB21 AB22 AA22 K20 K21 K22 K19 K18 J20 J21 J22 J19 AA19 AA20 AB19 AB20 AA18 AB18 Y18 Y19 I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O Output Serial data Out UART2_TXD Output Input Serial Data In UART2_RXD FIRDA_TXD Input Output Input I/O I/O Serial data Out Serial Data In Serial data In/Out Serial Clock Output Direction Function Serial Flash Output Data Serial Flash Clock Serial Flash Chip Selects Master Out Slave In Master In Slave Out Serial Clock Slave Select Master Out Slave In Master In Slave Out Serial Clock Slave Select Slave Select Master Out Slave In Master In Slave Out Serial Clock Slave Select TTL Output Buffer 3.3V capable, 4mA TTL Input Buffer 3.3V tolerant, PD TTL Output Buffer 3.3V capable, 4mA TTL Input Buffer 3.3V tolerant, PU TTL BIDIR Buffer 3.3V capable, 4mA 3.3V tolerant, PU TTL BIDIR Buffer 3.3V capable, 4mA 3.3V tolerant, PU TTL BIDIR buffer 3.3V capable, 8mA 3.3V tolerant, PU TTL Output Buffer 3.3V capable, 4mA Pin Type SMI SMI_CLK SMI_CS_0 SMI_CS_1 SSP_1_MOSI SSP_1_MISO SSP_1_SCLK SSP_1_SS SSP_2_MOSI SSP_2_MISO SPI SSP_2_SCLK SSP_2_SS_0 SSP_2_SS_1 SSP_3_MOSI SSP_3_MISO SSP_3_SCLK SSP_3_SS UART1_TXD UART UART1_RXD FIRDA FIRDA_RXD SDA I 2C NAND FLASH I/F SCL NF_IO_0 H19 I/O Data 18/37 SPEAR-09-H122 Table 2. Group Pin description Pin description by functional group (continued) Signal name NF_IO_1 NF_IO_2 NF_IO_3 NF_IO_4 NF_IO_5 NF_IO_6 Ball H18 G19 G18 F19 F18 E18 E19 G20 G22 H20 Output NF_ALE NF_CLE NF_WP NF_RB H21 G21 J18 H22 Input Address Latch Enable Command Latch Enable Write Protect Read/Busy TTL Input Buffer 3.3V tolerant PU TTL Schmitt trigger input buffer, 3.3 V tolerant, PU Chip Enable Read Enable Write Enable TTL Output Buffer 3.3V capable, 4mA I/O Data TTL BIDIR Buffer 3.3V capable, 4mA 3.3V tolerant, PU Direction Function Pin Type NAND FLASH I/F NF_IO_7 NF_CE NF_RE NF_WE MRESET PH0 PH0n PH1 PH1n PH2 PH2n PH3 PH3n LVDS I/F PH4 PH4n PH5 PH5n PH6 PH6n PH7 PH7n PH8 C17 A16 B16 C16 C15 A15 B15 A14 B14 Input Main Reset Output C14 C13 A13 B13 A12 B12 C12 C11 A11 Input General purpose I/O with LVDS transceiver LVDS Driver LVDS Receiver 19/37 Pin description Table 2. Group LVDS I/F SPEAR-09-H122 Pin description by functional group (continued) Signal name PH8n DIGITAL_REXT Ball B11 E11 Direction Input Output Function General purpose I/O with LVDS transceiver Configuration Pin Type LVDS Receiver Analog 3.3V capable Note: Table 3. PU means Pull Up and PD Means Pull Down Power supply Ball J9, J10, J11, J12, J13, J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N9, N10, N11, N12, N13, N14, P9, P10, P11, P12, P13, P14, M18, N18, P18, T5, V6, N2, R1, U2, T4, W3, W2, Y3, AA3, V5, U5, V17, U17, A10, E12 V16 J6, H6, F8, F9, F16, H17, K17, L17, N17, P17, M6, F17 G6, L6, G17, M17, R17, F10, F13, F15, J17, T6, U13, U10, U16 N1 N3 R3 P3 R2 R3 U1 U3 T3 V3 W1 AA1 AA2 V4 U6 U7, U8, U9, U11, U12, U14, U15 W16 W17 T17 F11, F12, F14 B10 Value Signal name GND 0V AGND 0V 3.3 V 1.0 V 2.5 V 1.0 V 3.3 V 2.5 V 1.0 V 3.3 V 2.5 V 1.0 V 3.3 V 1.0 V 2.5 V 1.0 V 2.5 V 2.5 V 1.0 V 1.8/2.5 V 2.5 V 2.5 V 1.0 V 2.5 V 1.0 V VDD3 VDD HOST2_VDDbc HOST2_VDDbs HOST2_VDDb3 HOST1_VDDbc HOST1_VDDbs HOST1_VDDb3 DEVICE_VDDbc DEVICE_VDDbs DEVICE_VDDb3 USB_PLL_VDDp USB_PLL_VDDp2v5 MCLK_VDD MCLK_VDD2v5 DITH_VDD2v5 DITH_VDD SSTL_VDDe ADC_AVDD DDR_PLL_AVDD DDR_PLL_VDD LVDS_VDD RTC_VDD 20/37 SPEAR-09-H122 Pin description 2.2 2.2.1 Special IOs USB 2.0 Transceiver SPEAr Head600 has three USB 2.0 Multimode ATX transceivers. One transceiver will be used by the USB Device controller, and two will be used by the Hosts. These are all integrated into a single USB three-PHY macro. 2.2.2 SSTL_2/SSTL_18 T.B.D. 2.2.3 LVDS T.B.D. 21/37 Memory map SPEAR-09-H122 3 3.1 Memory map Main memory map Table 4. Main memory map END ADDRESS 0x3FFF.FFFF 0xBFFF.FFFF 0xCFFF.F7FF 0xCFFF.FFFF 0xD7FF.FFFF 0xDFFF.FFFF 0xE7FF.FFFF 0xEFFF.FFFF 0xF7FF.FFFF 0xFFFF.FFFF PERIPHERAL External SDRAM RAS_N/M AHB_EH2H exp. Interface AHB_EH2H registers ICM1 ICM2 ICM4 Reserved ML1,2 ICM3 Multi Layer CPU subsystem Basic Subsystem Low Speed connection Application Subsystem High Speed Connection NOTES DDR1 or DDR2 Programmable Logic Array START ADDRESS 0x0000.0000 0x4000.0000 0xC000.0000 0xCFFF.F800 0xD000.0000 0xD800.0000 0xE000.0000 0xE800.0000 0xF000.0000 0xF800.0000 3.2 ICM1 - Low speed connection Table 5. START ADDRESS 0xD000.0000 0xD008.0000 0xD010.0000 0xD018.0000 0xD020.0000 0xD028.0000 0xD080.0000 0xD100.0000 0xD180.0000 0xD200.0000 0xD280.0000 ICM1 - Low speed connection END ADDRESS 0xD007.FFFF 0xD00F.FFFF 0xD017.FFFF 0xD01F.FFFF 0xD027.FFFF 0xD07F.FFFF 0xD0FF.FFFF 0xD17F.FFFF 0xD1FF.FFFF 0xD27F.FFFF 0xD7FF.FFFF PERIPHERAL UART 1 UART 2 SPI 1 SPI 2 I2C JPEG codec IrDA FSMC FSMC SRAM NAND Flash Controller NAND Flash Memory Static Ram Shared memory (8KB) Reserved NOTES BUS APB APB APB APB APB AHB AHB AHB AHB AHB 22/37 SPEAR-09-H122 Memory map 3.3 ICM2 - Application subsystem Table 6. START ADDRESS 0xD800.0000 0xD808.0000 0xD810.0000 0xD818.0000 0xD820.0000 0xD828.0000 ICM2 - Application subsystem END ADDRESS 0xD807.FFFF 0xD80F.FFFF 0xD817.FFFF 0xD81F.FFFF 0xD827.FFFF 0xDFFF.FFFF PERIPHERAL Timer 1 Timer 2 GPIO SPI 3 ADC Reserved NOTES BUS APB APB APB APB APB 3.4 ICM4 - High speed connection Table 7. START ADDRESS 0xE000.0000 0xE080.0000 0xE100.0000 0xE110.0000 0xE120.0000 0xE130.0000 0xE180.0000 0xE190.0000 0xE1A0.0000 0xE200.0000 0xE210.0000 0xE220.0000 0xE280.0000 0xE290.0000 ICM4 - High speed connection END ADDRESS 0xe07F.FFFF 0xE0FF.FFFF 0xE10F.FFFF 0xE11F.FFFF 0xE12F.FFFF 0xE17F.FFFF 0xE18F.FFFF 0xE19F.FFFF 0xE1FF.FFFF 0xE20F.FFFF 0xE21F.FFFF 0xE2FF.FFFF 0xE280.FFFF 0xE7FF.FFFF Ethernet ctrl USB2.0 Device USB2.0 Device USB2.0 Device USB2.0 EHCI 1 USB2.0 OHCI 1 USB2.0 EHCI 2 USB2.0 OHCI 2 ML USB ARB Reserved Configuration Register Reserved Reserved PERIPHERAL Reserved GMAC FIFO Configuration Registers Plug Detect Reserved NOTES BUS APB AHB AHB AHB AHB AHB AHB AHB AHB AHB AHB AHB AHB AHB 23/37 Memory map SPEAR-09-H122 3.5 ML1, 2 - Multi layer CPU subsystem Table 8. START ADDRESS 0xF000.0000 0xF010.0000 0xF020.0000 0xF100.0000 0xF110.0000 0xF120.0000 ML1, 2 - Multi layer CPU subsystem END ADDRESS 0xF00F.FFFF 0xF01F.FFFF 0xF0FF.FFFF 0xF10F.FFFF 0xF11F.FFFF 0xF7FF.FFFF PERIPHERAL Timer GPIO ITC Secondary ITC Primary Reserved Reserved NOTES BUS APB APB AHB AHB AHB AHB 3.6 ICM3 - Basic subsystem Table 9. START ADDRESS 0xF800.0000 0xFC00.0000 0xFC20.0000 0xFC40.0000 0xFC60.0000 0xFC80.0000 0xFC88.0000 0xFC90.0000 0xFC98.0000 0xFCA0.0000 0xFCA8.0000 0xFCB0.0000 0xFF00.0000 ICM3 - Basic subsystem END ADDRESS 0xFBFF.FFFF 0xFC1F.FFFF 0xFC3F.FFFF 0xFC5F.FFFF 0xFC7F.FFFF 0xFC87.FFFF 0xFC8F.FFFF 0xFC97.FFFF 0xFC9F.FFFF 0xFCA7.FFFF 0xFCAF.FFFF 0xFEFF.FFFF 0xFFFF.FFFF PERIPHERAL Serial Flash Memory Serial Flash Controller LCD Controller DMA Controller SDRAM Controller Timer Watch Dog Timer Real Time Clock General Purpose I/O System Controller Miscellaneous Registers Internal Rom Reserved Boot NOTES 24/37 SPEAR-09-H122 Main Blocks 4 4.1 4.1.1 Main Blocks 7.1 CPU subsystem Overview The CPU sub-system includes the following blocks: ● ● ● ● ARM 926EJS Two timer channels One GPIO block (8 I/O lines) Two Interrupt Controller (32 IRQ lines) 4.1.2 CPU ARM 926EJ-S The processor is the powerful ARM926EJ-S, targeted for multi-tasking applications. Belonging to ARM9 general purposes family microprocessor, it principally stands out for the Memory Management Unit, which provides virtually memory features, making it also compliant with WindowsCE, Linux and SymbianOS operating systems. The ARM926EJ-S supports the 32 bit ARM and 16 bit Thumb instruction sets, enabling the user to trade off between high performance and high code density and includes features for efficient execution of Java byte codes. Besides, it has the ARM debug architecture and includes logic to assist in software debug. Its main features are: ● ● ● ● ● ● CORE fMAX 333 MHz independent programmable for each CPU Memory Management Unit 16 KB of instruction CACHE 16 KB of data CACHE Configurable Tightly Coupled Memory (I/D) size trough the configurable logic array ARM-V5TEJ instructions set architecture: – – – ARM (32 bit), Thumb® (16 bit) DSP extensions JAVA™ (8 bit) instructions. ● ● ● AMBA Bus interface Coprocessor interface EmbeddedICE-RT – – Single mode (two connectors) Two processor daisy chained Single ETM mode (single or double packet configurable) Dual ETM mode (both processors ETM are available in single packet mode) ● ETM9 (Embedded Trace Macro-cell) – – 25/37 Main Blocks SPEAR-09-H122 4.2 Clock and Reset System The Clock System block is a fully programmable block able to generate all clocks necessary at the chip. The clocks, at default operative frequency, are: ● ● ● ● clock @ 333 MHz for the CPUs. (note 1) clock @ 166 MHz for AHB Bus and AHB peripherals. (note 1) clock @ 83 MHz for, APB Bus and APB peripherals. (note 1) clock @ 100-333 MHz for DDR memory interface. (note 2) The frequencies are the maximum allowed value and the user can modify them by programming dedicated registers. The Clock System consists of 2 main parts: a Multi-Clock Generator block and an two internal PLL. The Multi-Clock Generator block, starting from a reference signal (which generally is delivered from the PLL), generates all clocks for the IPs of SPEAr Head600 according to dedicated programmable registers. Each PLL, starting from the oscillator input of 30 MHz, generates a clock signal at a frequency corresponding at the highest of the group, which is the reference signal used by the Multi-Clock Generator block to obtain all the other requested clocks for the group. Its main features is the Electro-Magnetic Interference reduction capability: user has the possibility to set up the PLL in order to modulate with a triangular wave to the VCO clock; the resulting signal will have the spectrum (and the power) spread on a small range (programmable) of frequencies centered on F0 (VCO Freq.), obtaining minimum electromagnetic emissions. This method replace all the other traditional methods of E.M.I. reduction, as filtering, ferrite beads, chokes, adding power layers and ground planets to PCBs, metal shielding etc., allowing sensible cost saving for customers. Note: 1 2 This frequency is based on the PLL1. This frequency is based on the PLL2. 4.3 4.3.1 Main oscillator Crystal connection Figure 3. Crystal connection Xi 30 MHz Xo 33 pF 33 pF VDD2V5 26/37 SPEAR-09-H122 Main Blocks 4.3.2 Crystal equivalent model Figure 4. Crystal equivalent model Xi Co Xo Cm Cl1 Rm Lm Cl2 VDD2V 5 1. Co is the parasitic capacitance of the crystal package 2. Cl1 and Cl2 are the capacitance on each resonator PAD Table 10. Main oscillator characteristics Rm(Ohms ) 9.3 9.6 5 Lm(mH) 5.9 2.6 3.2 Cm(fF) 4.8 10.8 8.7 Co(pF) 1.7 3.5 2.7 Q(K) 120 45 121 Supplier Epson (E31821) Raltron (M3000) KSS (KSS3KF) 4.4 4.4.1 RTC oscillator RTC crystal connection Figure 5. RTC crystal oscillator Xi 30 MHz Xo 27 pF 27 pF GND 27/37 Main Blocks SPEAR-09-H122 4.4.2 RTC crystal equivalent model Figure 6. RTC crystal equivalent model Xi Co Xo Cm Cl1 Rm Lm Cl2 GND 1. Co is the parasitic capacitance of the crystal package 2. Cl1 and Cl2 are the capacitance on each resonator PAD Table 11. RTC oscillator characteristics Rm(KOhms)