STLVD111BFR

STLVD111 Programmable low voltage 1:10 differential LVDS clock driver Features ■ 100ps part-to part skew ■ 50ps bank skew ■ Differential design ■ Meets LVDS spec. for driver outputs and receiver inputs ■ Reference voltage available output VBB ■ Low voltage VCC range of 2.375V to 2.625V ■ High signalling rate capability (exceeds 622MHz) ■ Support open, short and terminated input failsafe (low output state) ■ Programmable drivers power off control Description The STLVD111 is a low skew programmable 1 to 10 differential LVDS driver, designed for clock distribution. The select signal is fanned out to 10 identical differential outputs. The STLVD111 is provided with a 11 bit shift register with a serial in and a Control Register. The purpose is to enable or power off each output clock channel and to select the clock input. The TQFP32 STLVD111 is specifically designed, modelled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within a device. The net result is a dependable guaranteed low skew device. The STLVD111 can be used for high performance clock distribution in 2.5V systems with LVDS levels. Designers can take advantage of the device’s performance to distribute low skew clocks across the backplane or the board. Order codes Part number Temperature range Package Packaging STLVD111BFR -40 to 85 °C TQFP32 (Tape & Reel) 2400 parts per reel May 2007 Rev. 8 1/19 www.st.com 19 STLVD111 Contents 1 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4 Specification of control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.1 Programmed mode (EN=1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.2 Standard mode (EN=0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 5 Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 6 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 2/19 STLVD111 Pin configuration 1 Pin configuration Figure 1. Pin connections 3/19 Pin configuration Table 1. 4/19 STLVD111 Pin description Pin n° Symbol Name and function 1 CK Control register clock 2 SI Control register serial IN/CLK_SEL 3 CLK0 Differential input 4 CLK0 Differential input 5 VBB 6 CLK1 Differential input 7 CLK1 Differential input 8 EN 9 GND 10 Q9 Differential outputs 11 Q9 Differential outputs 12 Q8 Differential outputs 13 Q8 Differential outputs 14 Q7 Differential outputs 15 Q7 Differential outputs 16 VCC Supply voltage 17 Q6 Differential outputs 18 Q6 Differential outputs 19 Q5 Differential outputs 20 Q5 Differential outputs 21 Q4 Differential outputs 22 Q4 Differential outputs 23 Q3 Differential outputs 24 Q3 Differential outputs 25 GND 26 Q2 Differential outputs 27 Q2 Differential outputs 28 Q1 Differential outputs 29 Q1 Differential outputs 30 Q0 Differential outputs 31 Q0 Differential outputs 32 VCC Supply voltage Output reference voltage Device enable/program Ground Ground STLVD111 Maximum ratings 2 Maximum ratings Table 2. Absolute maximum ratings Symbol VCC Parameter Supply voltage Value Unit -0.3 to 2.8 V VI Input voltage -0.2 to (VCC+0.2) V VO Output voltage -0.2 to (VCC+0.2) V IOSD Driver short circuit current ESD Electrostatic discharge (HBM 1.5KΩ, 100pF) Continuous >2 KV Note: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. Table 3. Recommended operating conditions Symbol Parameter Min. Typ. Max. Unit 2.375 2.625 V VCC Supply voltage VIC Receiver common mode input voltage 0.5(VID) 2-0.5(VID) V TA Operating free-air temperature range -40 85 °C TJ Operating junction temperature -40 105 °C Table 4. Symbol RthJC Thermal data Parameter Thermal resistance junction-case Value Unit 13 °C/W 5/19 Electrical characteristics STLVD111 3 Electrical characteristics Table 5. Driver electrical characteristics (TA = -40 to 85 °C, VCC = 2.5V ± 5%, unless otherwise specified Note: 1, 2) Symbol Parameter Test condition VOD Output differential voltage (Figure 4.) RL = 100 Ω ΔVOD VOD magnitude change VOS Offset voltage ΔVOS VOS magnitude change IOS Note: -40 ≤TA ≤85°C Output short circuit current Max. Unit 400 500 600 mV 30 mV 1.25 V 30 V 1.05 1.15 VO = 0V 15 30 VOD = 0V 7 15 mA All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. 2 All typical values are given for VCC = 2.5V and TA = 25°C unless otherwise stated Receiver electrical characteristics (TA = -40 to 85 °C, VCC = 2.5V ± 5%, unless otherwise specified Note: 1, 2) Symbol Parameter VIDH Input threshold high VIDL Input threshold low IIN 6/19 Typ. 1 Table 6. Note: Min. Input current Test condition Min. Typ. Max. Unit 100 mV -100 mV VI = 0V 42 100 VI = 0VCC 2 10 μA 1 All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. 2 All typical values are given for VCC = 2.5V and TA = 25°C unless otherwise stated STLVD111 Electrical characteristics Driver electrical characteristics (TA = -40 to 85 °C, VCC = 2.5V ± 5%, unless otherwise specified Note: 1, 2) Table 7. Symbol Parameter Test condition VBB Output reference voltage VCC = 2.5 V ICCD Power supply current All driver enabled and loaded CIN Input capacitance VI = 0V to VCC Min. Typ. Max. Unit 1.15 1.25 1.35 V 125 160 mA Output capacitance COUT 5 pF 5 pF VIH Logic input high threshold VCC = 2.5 V VIL Logic input low threshold VCC = 2.5 V 0.8 V Logic input current VCC = 2.5 V, VIN = VCC or GND ±10 µA II Note: V 1 All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified 2 All typical values are given for VCC = 2.5V and TA = 25°C unless otherwise stated Table 8. Symbol LVDS timing characteristics (TA = -40 to 85 °C, VCC = 2.5V ± 5%, unless otherwise specified) Parameter Test condition tTLH, tTHL Transition time RL = 100 Ω, CL = 5 pF, Figure 7., Figure 8.) tPHL, tPLH Propagation delay time (Figure 7., Figure 8.) fMAX tSKEW Table 9. Symbol fMAX 2 Maximum input frequency Min. 700 Typ. Max. Unit 220 300 ps 2 2.5 ns 900 Bank skew (Figure 3.) 50 Part to part skew (Figure 4.) 100 Pulse skew (Figure 5.) 50 MHz ps Control register timing characteristics (TA = -40 to 85 °C, VCC = 2.5V ± 5%, unless otherwise specified) Parameter Test condition Maximum frequency of shift register (Figure 9.) Min. Typ. 100 150 Max. Unit MHz ts Clock to SI setup time (Figure 9.) 2 ns th Clock to SI hold time (Figure 9.) 1.5 ns Enable to clock removal time (Figure 9.) 1.5 ns Minimum clock pulse width (Figure 9.) trem tW 3 ns 7/19 Specification of control register 4 STLVD111 Specification of control register The STLVD111 is provided with a 11 bit shift register with a Serial In and a Control Register. The purpose is to enable or power of each output clock channel and to select the clock input. The STLVD111 provides two working modality: 4.1 Programmed mode (EN=1) The shift register have a serial input to load the working configuration. Once the configuration is loaded with 11 clock pulse, another clock pulse load the configuration into the control register. The first bit on the serial input line enables the outputs Q9 and Q9, the second bit enables the outputs Q8 and Q8 and so on. The last bit is the clock selection bit. To restart the configuration of the shift register a reset of the state machine must be done with a clock pulse on CK and the EN set to Low. The control register shift register can be configured on time after each reset. 4.2 Standard mode (EN=0) In Standard Mode the STLVD111 isn’t programmable, all the clock outputs are enabled. The LVDS clock input is selected from Clock 0 or Clock 1 with the SI pin as shown in the Truth Table below. Table 10. Truth table of state machine inputs EN SI CK L L X All output enabled, Clock 0 selected, control register disabled L H X All output enabled, Clock 1 selected, control register disabled H L First stage stores "L", other stages store the data of previous stage H H First stage stores "H", other stages store the data of previous stage L X Reset of the state machine, shift register and control register Table 11. Output Serial input sequence BIT#10 BIT#9 BIT#8 BIT#7 BIT#6 BIT#5 BIT#4 BIT#3 BIT#2 BIT#1 BIT#0 CLK_SEL Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Table 12. 8/19 Truth table of the control register BIT#10 BIT#(0-9) Qn(0-9) L H Clock 0 H H Clock 1 X L Qn Output Disabled STLVD111 Table 13. Specification of control register Truth table CK EN SI CLK 0 CLK 0 CLK 1 CLK 1 Q (0-9) Q(0-9) L L L L H X X L H L L L H L X X H L L L L Open Open X X L H L L H X X L H L H L L H X X H L H L L L H X X Open Open L H All drivers enable 9/19 Diagram STLVD111 5 Diagram Figure 2. Logic diagram 10/19 STLVD111 Figure 3. Diagram Bank skew - tsk(b) (1) 1. BANKSKEW is the magnitude of the time difference between outputs with a single driving input terminal Figure 4. Part to part skew - tsk(PP) (1) 1. PART TO PART SKEW is the magnitude of the difference in propagation delay times between any specific terminals of two devices when both devices operate with the same input signals, the same supply voltages, and the same temperature, and have identical packages and test circuits. 11/19 Diagram Figure 5. STLVD111 Pulse skew - tsk(P) (1) 1. PULSE SKEW is the magnitude of the time difference between the high to low and low to high propagation delay times at an output. Figure 6. 12/19 Voltage and current definition STLVD111 Figure 7. Diagram Test circuit and voltage definition for the differential output signal . Figure 8. Differential receiver to drive propagation delay and drive transition time waveforms 13/19 Diagram Figure 9. 14/19 STLVD111 Set-Up, hold and the removal time, maximum frequency, minimum pulse width waveforms STLVD111 6 Package mechanical data Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. 15/19 Package mechanical data STLVD111 TQFP32 MECHANICAL DATA mm. inch DIM. MIN. TYP MAX. A MIN. TYP. MAX. 1.6 A1 0.05 A2 1.35 B 0.30 C 0.09 0.063 0.15 0.002 0.006 1.40 1.45 0.053 0.055 0.057 0.37 0.45 0.012 0.015 0.018 0.20 0.0035 0.0079 D 9.00 0.354 D1 7.00 0.276 D3 5.60 0.220 e 0.80 0.031 E 9.00 0.354 E1 7.00 0.276 E3 5.60 0.220 L 0.45 0.60 L1 0.75 0.018 0.024 1.00 K 0° 0.030 0.039 3.5° 7° 0° 3.5° 7° D A D1 A2 D3 24 A1 17 25 16 0.10mm .004 B E E1 B E3 Seating Plane 9 32 8 1 C L L1 e K TQFP32 0060661/C 16/19 STLVD111 Package mechanical data Tape & Reel TQFP32 MECHANICAL DATA mm. inch DIM. MIN. A TYP MAX. MIN. 330 MAX. 12.992 C 12.8 D 20.2 0.795 N 60 2.362 T 13.2 TYP. 0.504 22.4 0.519 0.882 Ao 9.5 9.7 0.374 0.382 Bo 9.5 9.7 0.374 0.382 Ko 2.1 2.3 0.083 0.091 Po 3.9 4.1 0.153 0.161 P 11.9 12.1 0.468 0.476 17/19 Revision history STLVD111 7 Revision history Table 14. Revision history Date Revision 30-May-2007 8 18/19 Changes Order codes has been updated and the document has been reformatted. STLVD111 Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2007 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 19/19