STM32W108HBU61

STM32W108HB STM32W108CB High-performance, IEEE 802.15.4 wireless system-on-chip Preliminary data Features ■ Complete system-on-chip – 32-bit ARM® Cortex™-M3 processor – 2.4 GHz IEEE 802.15.4 transceiver & lower MAC – 128-Kbyte Flash, 8-Kbyte RAM memory – AES128 encryption accelerator – Flexible ADC, SPI/UART/TWI serial communications, and general-purpose timers – 24 highly configurable GPIOs with Schmitt trigger inputs Industry-leading ARM® Cortex™-M3 processor – Leading 32-bit processing performance – Highly efficient Thumb®-2 instruction set – Operation at 6, 12 or 24 MHz – Flexible nested vectored interrupt controller Low power consumption, advanced management – Receive current (w/ CPU): 27 mA – Transmit current (w/ CPU, +3 dBm TX): 31 mA – Low deep sleep current, with retained RAM and GPIO: 400 nA/800 nA with/without sleep timer – Low-frequency internal RC oscillator for low-power sleep timing – High-frequency internal RC oscillator for fast (100 µs) processor start-up from sleep Exceptional RF performance – Normal mode link budget up to 102 dB; configurable up to 107 dB – -99 dBm normal RX sensitivity; configurable to -100 dBm (1% PER, 20 byte packet) – +3 dB normal mode output power; configurable up to +7 dBm – Robust WiFi and Bluetooth coexistence VFQFPN48 (7 x 7 mm) ■ VFQFPN40 (6 x 6 mm) ■ Innovative network and processor debug – Non-intrusive hardware packet trace – Serial wire/JTAG interface – Standard ARM debug capabilities: Flash patch & breakpoint; data watchpoint & trace; instrumentation trace macrocell Application flexibility – Single voltage operation: 2.1-3.6 V with internal 1.8 V and 1.25 V regulators – Optional 32.768 kHz crystal for higher timer accuracy – Low external component count with single 24 MHz crystal – Support for external power amplifier – Small 7x7 mm 48-pin VFQFPN package or 6x6 mm 40-pin VFQFPN package ■ ■ Applications ■ ■ ■ ■ ■ ■ ■ Smart energy Building automation and control Home automation and control Security and monitoring ZigBee® Pro wireless sensor networking RF4CE products and remote controls 6LoWPAN and custom protocols ■ September 2009 Doc ID 16252 Rev 2 1/179 www.st.com 1 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. Contents STM32W108CB, STM32W108HB Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.1 1.2 Development tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 1.2.1 1.2.2 1.2.3 1.2.4 1.2.5 1.2.6 1.2.7 1.2.8 1.2.9 1.2.10 1.2.11 1.2.12 1.2.13 1.2.14 1.2.15 1.2.16 1.2.17 1.2.18 1.2.19 1.2.20 1.2.21 1.2.22 ARM® CortexTM-M3 core with embedded Flash and SRAM . . . . . . . . 10 Embedded Flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 CRC (cyclic redundancy check) calculation unit . . . . . . . . . . . . . . . . . . 11 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . 11 External interrupt/event controller (EXTI) . . . . . . . . . . . . . . . . . . . . . . . 11 Clocks and startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Boot modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power supply schemes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power supply supervisor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 RTC (real-time clock) and backup registers . . . . . . . . . . . . . . . . . . . . . . 14 Independent watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Window watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 General purpose timers (TIMx) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 I²C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Universal synchronous/asynchronous receiver transmitter (USART) . . 15 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 GPIOs (general purpose inputs/outputs) . . . . . . . . . . . . . . . . . . . . . . . . 15 ADC (analog-to-digital converter) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2 3 4 Pinout and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Radio frequency module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 4.1 Receive (Rx) path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 4.1.1 4.1.2 Rx baseband . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 RSSI and CCA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 2/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Contents 4.2 Transmit (Tx) path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 4.2.1 4.2.2 Tx baseband . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 TX_ACTIVE and nTX_ACTIVE signals . . . . . . . . . . . . . . . . . . . . . . . . . 31 4.3 4.4 4.5 4.6 Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Integrated MAC module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Packet trace interface (PTI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Random number generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 5 System modules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 5.1 Power domains . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 5.1.1 5.1.2 Internally regulated power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Externally regulated power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 5.2 Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 5.2.1 5.2.2 5.2.3 5.2.4 Reset sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 Reset recording . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Reset generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Reset register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 5.3 Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 High-frequency internal RC oscillator (OSCHF) . . . . . . . . . . . . . . . . . . 39 High-frequency crystal oscillator (OSC24M) . . . . . . . . . . . . . . . . . . . . . 40 Low-frequency internal RC oscillator (OSCRC) . . . . . . . . . . . . . . . . . . . 40 Low-frequency crystal oscillator (OSC32K) . . . . . . . . . . . . . . . . . . . . . . 40 Clock switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Clock switching registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 5.4 System timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 5.4.1 5.4.2 5.4.3 Watchdog timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Sleep timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Event timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 5.5 Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 5.5.1 5.5.2 5.5.3 5.5.4 Wake sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 Basic sleep modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Further options for deep sleep . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 Use of debugger with sleep modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 5.6 Security accelerator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 6 General-purpose input/outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Doc ID 16252 Rev 2 3/179 Contents STM32W108CB, STM32W108HB 6.1 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 GPIO ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 Forced functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 nBOOTMODE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 GPIO modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 Wake monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 6.2 6.3 6.4 6.5 External interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 Debug control and status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 GPIO aletrnate functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 General-purpose input / output (GPIO) registers . . . . . . . . . . . . . . . . . . . 54 6.5.1 6.5.2 6.5.3 6.5.4 6.5.5 6.5.6 6.5.7 6.5.8 6.5.9 6.5.10 6.5.11 6.5.12 6.5.13 Port x configuration register (Low) (GPIO_PxCFGL) . . . . . . . . . . . . . . . 54 Port x configuration register (High) (GPIO_PxCFGH) . . . . . . . . . . . . . . 55 Port x input data register (GPIO_PxIN) . . . . . . . . . . . . . . . . . . . . . . . . . 55 Port x output data register (GPIO_PxOUT) . . . . . . . . . . . . . . . . . . . . . . 56 Port x output clear register (GPIO_PxCLR) . . . . . . . . . . . . . . . . . . . . . . 56 Port x output set register (GPIO_PxSET) . . . . . . . . . . . . . . . . . . . . . . . 57 Port x wakeup monitor register (GPIO_PxWAKE) . . . . . . . . . . . . . . . . . 58 GPIO wakeup filtering register (GPIO_WAKEFILT) . . . . . . . . . . . . . . . . 58 Interrupt x select register (GPIO_IRQxSEL) . . . . . . . . . . . . . . . . . . . . . 59 GPIO interrupt x configuration register (GPIO_INTCFGx) . . . . . . . . . . . 59 GPIO interrupt flag register (INT_GPIOFLAG) . . . . . . . . . . . . . . . . . . . 60 GPIO debug configuration register (GPIO_DBGCFG) . . . . . . . . . . . . . . 60 GPIO debug status register (GPIO_DBGSTAT) . . . . . . . . . . . . . . . . . . . 61 7 Serial interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 7.1 7.2 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 Serial controller registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 7.2.1 7.2.2 7.2.3 7.2.4 Serial mode register (SCx_MODE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 Serial controller interrupt flag register (INT_SCxFLAG) . . . . . . . . . . . . 64 Serial controller interrupt configuration register (INT_SCxCFG) . . . . . . 65 Serial controller interrupt mode register (SCx_INTMODE) . . . . . . . . . . 66 7.3 SCI master mode registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 7.3.1 7.3.2 Serial data register (SCx_DATA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 SPI configuration register (SCx_SPICFG) . . . . . . . . . . . . . . . . . . . . . . . 67 4/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB 7.3.3 7.3.4 7.3.5 Contents SPI status register (SCx_SPISTAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 Serial clock linear prescaler register (SCx_RATELIN) . . . . . . . . . . . . . . 68 Serial clock exponential prescaler register (SCx_RATEEXP) . . . . . . . . 68 7.4 7.5 SPI slave mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 Two wire (TWI) serial interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 7.5.1 7.5.2 7.5.3 TWI status register (SCx_TWISTAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 TWI control 1 register (SCx_TWICTRL1) . . . . . . . . . . . . . . . . . . . . . . . 69 TWI control 2 register (SCx_TWICTRL2) . . . . . . . . . . . . . . . . . . . . . . . 70 7.6 Universal asynchronous receiver / transmitter (UART) registers . . . . . . . 70 7.6.1 7.6.2 7.6.3 7.6.4 UART status register (SC1_UARTSTAT) . . . . . . . . . . . . . . . . . . . . . . . . 70 UART configuration register (SC1_UARTCFG) . . . . . . . . . . . . . . . . . . . 71 UART baud rate period register (SC1_UARTPER) . . . . . . . . . . . . . . . . 72 UART baud rate fractional period register (SC1_UARTFRAC) . . . . . . . 72 7.7 DMA channel registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 7.7.1 7.7.2 7.7.3 7.7.4 7.7.5 7.7.6 7.7.7 7.7.8 7.7.9 7.7.10 7.7.11 7.7.12 7.7.13 7.7.14 7.7.15 7.7.16 Serial DMA control register (SCx_DMACTRL) . . . . . . . . . . . . . . . . . . . 72 Serial DMA status register (SCx_DMASTAT) . . . . . . . . . . . . . . . . . . . . 73 Transmit DMA begin address register A (SCx_TXBEGA) . . . . . . . . . . . 75 Transmit DMA begin address register B (SCx_TXBEGB) . . . . . . . . . . . 75 Transmit DMA end address register A (SCx_TXENDA) . . . . . . . . . . . . 75 Transmit DMA end address register B (SCx_TXENDB) . . . . . . . . . . . . 76 Transmit DMA count register (SCx_TXCNT) . . . . . . . . . . . . . . . . . . . . . 76 Receive DMA begin address register A (SCx_RXBEGA) . . . . . . . . . . . 76 Receive DMA begin address register B (SCx_RXBEGB) . . . . . . . . . . . 77 Receive DMA end address register A (SCx_RXENDA) . . . . . . . . . . . . . 77 Receive DMA end address register B (SCx_RXENDB) . . . . . . . . . . . . . 77 Receive DMA count register A (SCx_RXCNTA) . . . . . . . . . . . . . . . . . . 78 Receive DMA count register B (SCx_RXCNTB) . . . . . . . . . . . . . . . . . . 78 Saved receive DMA count register (SCx_RXCNTSAVED) . . . . . . . . . . 78 DMA first receive error register A (SCx_RXERRA) . . . . . . . . . . . . . . . . 79 DMA first receive error register B (SCx_RXERRB) . . . . . . . . . . . . . . . . 79 8 General-purpose timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 8.1 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 8.1.1 8.1.2 8.1.3 8.1.4 Time-base unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 Counter modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 Clock selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 Capture/compare channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 Doc ID 16252 Rev 2 5/179 Contents 8.1.5 8.1.6 8.1.7 8.1.8 8.1.9 8.1.10 8.1.11 8.1.12 8.1.13 8.1.14 8.1.15 STM32W108CB, STM32W108HB Input capture mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 PWM input mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 Forced output mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 Output compare mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 PWM mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 One-pulse mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 Encoder interface mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 Timer input XOR function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 Timers and external trigger synchronization . . . . . . . . . . . . . . . . . . . . 103 Timer synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 Timer signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 8.2 8.3 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 General-purpose timer (1 and 2) registers . . . . . . . . . . . . . . . . . . . . . . . 112 8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9 8.3.10 8.3.11 8.3.12 8.3.13 8.3.14 8.3.15 8.3.16 8.3.17 8.3.18 8.3.19 Timer x control register 1 (TIMx_CR1) . . . . . . . . . . . . . . . . . . . . . . . . 112 Timer x control register 2 (TIMx_CR2) . . . . . . . . . . . . . . . . . . . . . . . . 113 Timer x slave mode control register (TIMx_SMCR) . . . . . . . . . . . . . . . 114 Timer x event generation register (TIMx_EGR) . . . . . . . . . . . . . . . . . . 116 Timer x capture/compare mode register 1 (TIMx_CCMR1) . . . . . . . . . 118 Timer x capture/compare mode register 2 (TIMx_CCMR2) . . . . . . . . . 120 Timer x capture/compare enable register (TIMx_CCER) . . . . . . . . . . . 123 Timer x counter register (TIMx_CNT) . . . . . . . . . . . . . . . . . . . . . . . . . 124 Timer x prescaler register (TIMx_PSC) . . . . . . . . . . . . . . . . . . . . . . . . 124 Timer x auto-reload register (TIMx_ARR) . . . . . . . . . . . . . . . . . . . . . . 125 Timer x capture/compare 1 register (TIMx_CCR1) . . . . . . . . . . . . . . . 125 Timer x capture/compare 2 register (TIMx_CCR2) . . . . . . . . . . . . . . . 126 Timer x capture/compare 3 register (TIMx_CCR3) . . . . . . . . . . . . . . . 126 Timer x capture/compare 4 register (TIMx_CCR4) . . . . . . . . . . . . . . . 126 Timer 1 option register (TIM1_OR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 Timer 2 option register (TIM2_OR) . . . . . . . . . . . . . . . . . . . . . . . . . . . 127 Timer x interrupt configuration register (INT_TIMxCFG) . . . . . . . . . . . 128 Timer x interrupt flag register (INT_TIMxFLAG) . . . . . . . . . . . . . . . . . 128 Timer x missed interrupt register (INT_TIMxMISS) . . . . . . . . . . . . . . . 129 9 Analog-to-digital converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130 9.1 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 9.1.1 9.1.2 Setup and configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 GPIO usage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 6/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB 9.1.3 9.1.4 9.1.5 9.1.6 9.1.7 9.1.8 Contents Voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 Offset/gain correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 ADC configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135 Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135 9.2 9.3 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 Analog-to-digital converter (ADC) registers . . . . . . . . . . . . . . . . . . . . . . 138 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5 9.3.6 9.3.7 9.3.8 9.3.9 9.3.10 9.3.11 ADC configuration register (ADC_CFG) . . . . . . . . . . . . . . . . . . . . . . . 138 ADC offset register (ADC_OFFSET) . . . . . . . . . . . . . . . . . . . . . . . . . . 139 ADC gain register (ADC_GAIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139 ADC DMA configuration register (ADC_DMACFG) . . . . . . . . . . . . . . . 139 ADC DMA status register (ADC_DMASTAT) . . . . . . . . . . . . . . . . . . . . 140 ADC DMA begin address register (ADC_DMABEG) . . . . . . . . . . . . . . 140 ADC DMA buffer size register (ADC_DMASIZE) . . . . . . . . . . . . . . . . . 141 ADC DMA current address register (ADC_DMACUR) . . . . . . . . . . . . . 141 ADC DMA count register (ADC_DMACNT) . . . . . . . . . . . . . . . . . . . . . 141 ADC interrupt flag register (INT_ADCFLAG) . . . . . . . . . . . . . . . . . . . . 142 ADC interrupt configuration register (INT_ADCCFG) . . . . . . . . . . . . . 142 10 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143 10.1 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . 143 10.1.1 10.1.2 Non-maskable interrupt (NMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 Faults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 10.2 10.3 Event manager . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 Nested vectored interrupt controller (NVIC) interrupts . . . . . . . . . . . . . . 149 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.3.6 10.3.7 Top-level set interrupts configuration register (INT_CFGSET) . . . . . . 149 Top-level clear interrupts configuration register (INT_CFGCLR) . . . . . 149 Top-level set interrupts pending register (INT_PENDSET) . . . . . . . . . 150 Top-level clear interrupts pending register (INT_PENDCLR) . . . . . . . . 151 Top-level active interrupts register (INT_ACTIVE) . . . . . . . . . . . . . . . . 152 Top-level missed interrupts register (INT_MISS) . . . . . . . . . . . . . . . . . 153 Auxiliary fault status register (SCS_AFSR) . . . . . . . . . . . . . . . . . . . . . 153 11 12 Debug support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 Doc ID 16252 Rev 2 7/179 Contents STM32W108CB, STM32W108HB 12.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 Typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 Typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 Loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156 12.2 12.3 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158 12.3.1 12.3.2 12.3.3 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158 Operating conditions at power-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159 Absolute maximum ratings (electrical sensitivity) . . . . . . . . . . . . . . . . 160 12.4 Clock frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161 12.4.1 12.4.2 12.4.3 12.4.4 12.4.5 High frequency internal clock characteristics . . . . . . . . . . . . . . . . . . . . 161 High frequency external clock characteristics . . . . . . . . . . . . . . . . . . . 161 Low frequency internal clock characteristics . . . . . . . . . . . . . . . . . . . . 162 Low frequency external clock characteristics . . . . . . . . . . . . . . . . . . . . 162 ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162 12.5 12.6 12.7 12.8 DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166 Digital I/O specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169 Non-RF system electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . 170 RF electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171 12.8.1 12.8.2 12.8.3 Receive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171 Transmit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172 Synthesizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172 13 Package characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173 13.1 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173 14 15 Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177 8/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Description 1 Description The STM32W108 is a fully integrated System-on-Chip that integrates a 2.4 GHz, IEEE 802.15.4-compliant transceiver, 32-bit ARM® Cortex™-M3 microprocessor, Flash and RAM memory, and peripherals of use to designers of ZigBee-based systems. The transceiver utilizes an efficient architecture that exceeds the dynamic range requirements imposed by the IEEE 802.15.4-2003 standard by over 15 dB. The integrated receive channel filtering allows for robust co-existence with other communication standards in the 2.4 GHz spectrum, such as IEEE 802.11 and Bluetooth. The integrated regulator, VCO, loop filter, and power amplifier keep the external component count low. An optional high performance radio mode (boost mode) is software-selectable to boost dynamic range. The integrated 32-bit ARM® Cortex™-M3 microprocessor is highly optimized for high performance, low power consumption, and efficient memory utilization. Including an integrated MPU, it supports two different modes of operation: System mode and Application mode. The networking stack software runs in System mode with full access to all areas of the chip. Application code runs in Application mode with limited access to the STM32W108 resources; this allows for the scheduling of events by the application developer while preventing modification of restricted areas of memory and registers. This architecture results in increased stability and reliability of deployed solutions. The STM32W108 has 128 Kbytes of embedded Flash memory and 8 Kbytes of integrated RAM for data and program storage. The STM32W108 HAL software employs an effective wear-leveling algorithm that optimizes the lifetime of the embedded Flash. To maintain the strict timing requirements imposed by the ZigBee and IEEE 802.15.4-2003 standards, the STM32W108 integrates a number of MAC functions into the hardware. The MAC hardware handles automatic ACK transmission and reception, automatic backoff delay, and clear channel assessment for transmission, as well as automatic filtering of received packets. A packet trace interface is also integrated with the MAC, allowing complete, non-intrusive capture of all packets to and from the STM32W108. The STM32W108 offers a number of advanced power management features that enable long battery life. A high-frequency internal RC oscillator allows the processor core to begin code execution quickly upon waking. Various deep sleep modes are available with less than 1 µA power consumption while retaining RAM contents. To support user-defined applications, on-chip peripherals include UART, SPI, TWI, ADC and general-purpose timers, as well as up to 24 GPIOs. Additionally, an integrated voltage regulator, power-on-reset circuit, and sleep timer are available. Doc ID 16252 Rev 2 9/179 Description STM32W108CB, STM32W108HB 1.1 Development tools The STM32W108 utilizes standard Serial Wire and JTAG interfaces for powerful software debugging and programming of the ARM® Cortex™-M3 core. The STM32W108 integrates the standard ARM system debug components: Flash Patch and Breakpoint (FPB), Data Watchpoint and Trace (DWT), and Instrumentation Trace Macrocell (DWT). Figure 1. STM32W108 block diagram Data SRAM 8 kBytes Program Flash 128 kBytes PA select TX_ACTIVE RF_TX_ALT_P,N PA SYNTH PA DAC MAC + Baseband Packet Trace Packet sniffer RF_P,N ARM C ORTEX-M3 ® CPU with NVIC and MPU 2 nd level Interrupt controller LNA IF ADC BIAS_R OSCA OSCB VREG_OUT nRESET Bias General purpose timers GPIO registers General Purpose ADC Internal LF RC-OSC CPU debug T PIU/ITM/ FPB/DWT Always Powered Domain Encryption acclerator HF crystal OSC Internal HF RC-OSC C alibration ADC Regulator POR LF crystal OSC Watchdog Serial Wire and JTAG debug SWCLK, JTCK UART/ SPI/TWI Chip manage r Sleep timer GPIO multiplexor swtich PA[7:0], PB[7:0], PC[7:0] Ai15250 1.2 1.2.1 Overview ARM® CortexTM-M3 core with embedded Flash and SRAM The ARM Cortex™-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts. The ARM Cortex™-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices. The ARM® Cortex-M3 uses an advanced 32-bit modified Harvard architecture processor that has separate internal program and data buses, but presents a unified program and data address space to software. The word width is 32 bits for both the program and data sides. The ARM® Cortex-M3 allows unaligned word and half-word data accesses to support efficiently-packed data structures. The ARM® Cortex-M3 clock speed is configurable to 6 MHz, 12 MHz, or 24 MHz. For normal operation 12 MHz is preferred over 24 MHz due to its lower power consumption. The 10/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Description 6 MHz operation can only be used when radio operations are not required since the radio requires an accurate 12 MHz clock. The ARM® Cortex-M3 in the STM32W108 has also been enhanced to support two separate memory protection levels. Basic protection is available without using the MPU, but the usual operation uses the MPU. The networking stack software runs in privileged mode, which allows full, unrestricted access to all areas of the chip, while application code runs in user mode. In user mode, reading or writing to certain areas of memory and registers is restricted to prevent common software bugs from interfering with network software operation. Errant writes are captured and details are reported to the developer to assist in tracking down and fixing issues. The STM32W108 having an embedded ARM core, is therefore compatible with all ARM tools and software. 1.2.2 Embedded Flash memory Up to 128 Kbytes of embedded Flash memory is available for storing programs and data. 1.2.3 CRC (cyclic redundancy check) calculation unit The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial. Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location. 1.2.4 Nested vectored interrupt controller (NVIC) The STM32W108 embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels. ● ● ● ● ● ● ● ● Closely coupled NVIC gives low latency interrupt processing Interrupt entry vector table address passed directly to the core Closely coupled NVIC core interface Allows early processing of interrupts Processing of late arriving higher priority interrupts Support for tail-chaining Processor state automatically saved Interrupt entry restored on interrupt exit with no instruction overhead This hardware block provides flexible interrupt management features with minimal interrupt latency. 1.2.5 External interrupt/event controller (EXTI) The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a Doc ID 16252 Rev 2 11/179 Description STM32W108CB, STM32W108HB pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines. 1.2.6 Clocks and startup System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator). Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 20 MHz. 1.2.7 Boot modes At startup, boot pins are used to select one of three boot options: ● ● ● Boot from User Flash Boot from System memory Boot from embedded SRAM The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606. 1.2.8 Power supply schemes ● ● VDD = 2.0 to 3.6 V: External power supply for I/Os and the internal regulator. Provided externally through VDD pins. VSSA, VDDA = 2.0 to 3.6 V: External analog power supplies for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC is used). VDDA and VSSA must be connected to VDD and VSS, respectively. VBAT = 1.8 to 3.6 V: Power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when VDD is not present. ● 1.2.9 Power supply supervisor The device has an integrated power on reset (POR)/power down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when VDD is below a specified threshold, VPOR/PDR, without the need for an external reset circuit. The device features an embedded programmable voltage detector (PVD) that monitors the VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be generated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software. 12/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Description 1.2.10 Voltage regulator The regulator has three operation modes: main (MR), low power (LPR) and power down. ● ● ● MR is used in the nominal regulation mode (Run) LPR is used in the Stop mode Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost) This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output. 1.2.11 Low-power modes The STM32W108 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources: ● Sleep mode In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. ● Stop mode Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode. The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm. ● Standby mode The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry. The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs. Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode. 1.2.12 DMA The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer. Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent. The DMA can be used with the main peripherals: SPI, I2C, USART, general purpose timers TIMx and ADC. Doc ID 16252 Rev 2 13/179 Description STM32W108CB, STM32W108HB 1.2.13 RTC (real-time clock) and backup registers The RTC and the backup registers are supplied through a switch that takes power either on VDD supply when present or through the VBAT pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when VDD power is not present. The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz. 1.2.14 Independent watchdog The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode. 1.2.15 Window watchdog The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode. 1.2.16 SysTick timer This timer is dedicated for OS, but could also be used as a standard down counter. It features: ● ● ● ● ● A 24-bit down counter Autoreload capability Maskable system interrupt generation when the counter reaches 0. Programmable clock source General-purpose timers (TIMx) There are three synchronizable general-purpose timers embedded in STM32W108 devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture, output compare, PWM or one pulse mode output. This gives up to 161212 input captures / output compares / PWMs on the largest packages. The general-purpose timers can work together via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation. 14/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Description These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors. 1.2.17 General purpose timers (TIMx) There are up to 3 synchronizable standard timers embedded in STM32W108 devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture, output compare, PWM or one pulse mode output. This gives up to 12 input captures / output compares / PWMs on the largest packages. They can work together via the Timer Link feature for synchronization or event chaining. The counter can be frozen in debug mode. Any of the standard timers can be used to generate PWM outputs. Each of the timers has independent DMA request generations. 1.2.18 I²C bus Up to two I²C bus interfaces can operate in multi-master and slave modes. They can support standard and fast modes. They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded. They can be served by DMA and they support SM Bus 2.0/PM Bus. 1.2.19 Universal synchronous/asynchronous receiver transmitter (USART) The available USART interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller. 1.2.20 Serial peripheral interface (SPI) Up to two SPIs are able to communicate up to 18 Mbits/s in slave and master modes in fullduplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 8-bit to 16-bit. The hardware CRC generation/verification supports basic SD Card/MMC modes. Both SPIs can be served by the DMA controller. 1.2.21 GPIOs (general purpose inputs/outputs) Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as Peripheral Alternate Function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high currentcapable. The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers. Doc ID 16252 Rev 2 15/179 Description STM32W108CB, STM32W108HB 1.2.22 ADC (analog-to-digital converter) The 12-bit analog-to-digital converter has up to 16 external channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs. The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds. 16/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Pinout and pin description 2 Pinout and pin description Figure 2. 48-pin VFQFPN pinout PC0, JRST, IRQDn, TRACEDATA1 PC1, ADC3, SWO, TRACEDATA0 PB5, ADC0, TIM2CLK, TIM1MSK PB7, ADC2, IRQC, TIM1C2 PB6, ADC1, IRQ6, TIM1C1 VDD_SYNTH VDD_CORE VDD_PADS VDD_MEM VDD_PRE OSCB OSCA 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 VDD_24MHZ VDD_VCO RF_P RF_N VDD_RF RF_TX_ALT_P RF_TX_ALT_N VDD_IF BIAS_R VDD_PADSA PC5, TX_ACTIVE nRESET 1 2 3 4 5 6 7 8 9 10 11 12 PB0, VREF, IRQA, TRACECLK, TIM1CLK, TIM2MSK PC4, JTMS, SWDIO PC3, JTDI PC2, JTDO, SWO SWCLK, JTCK PB2, SC1MISO, SC1MOSI, SC1SCL, SC1RXD, TIM2C2 PB1, SC1MISO, SC1MOSI, SC1SDA, SC1TXD, TIM2C1 PA6, TIM1C3 VDD_PADS PA5, ADC5, PTI_DATA, nBOOTMODE, TRACEDATA3 PA4, ADC4, PTI_EN, TRACEDATA2 PA3, SC2nSSEL, TRACECLK, TIM2C2 Ground pad on back 13 14 15 16 17 18 19 20 21 22 23 24 25 PC6, OSC32B, nTX_ACTIVE VREG_OUT VDD_PADS VDD_CORE PA7, TIM1C4, REG_EN PA2, TIM2C4, SC2SCL, SC2SCLK PB3, TIM2C3, SC1nCTS, SC1SCLK PA0, TIM2C1, SC2MOSI PC7, OSC32A, OSC32_EXT Doc ID 16252 Rev 2 PB4, TIM2C4, SC1nRTS, SC1nSSEL PA1, TIM2C3, SC2SDA, SC2MISO VDD_PADS Ai15261 17/179 Pinout and pin description Figure 3. 40-pin VFQFPN pinout PC0, JRST, IRQDn, TRACEDATA1 PC1, ADC3, SWO, TRACEDATA0 STM32W108CB, STM32W108HB PB7, ADC2, IRQC, TIM1C2 PB6, ADC1, IRQ6, TIM1C1 VDD_24MHZ VDD_CORE VDD_MEM VDD_PRE 40 39 38 37 36 35 34 33 32 31 VDD_VCO RF_P RF_N VDD_RF RF_TX_ALT_P RF_TX_ALT_N VDD_IF BIAS_R VDD_PADSA PC5, TX_ACTIVE 1 2 3 4 5 6 7 8 9 10 Ground pad on back 11 12 13 14 15 16 17 18 19 20 VREG_OUT PA2, TIM2C4, SC2SCL, SC2SCLK PB4, TIM2C4, SC1nRTS, SC1nSSEL PA1, TIM2C3, SC2SDA, SC2MISO nRESET VDD_PADS VDD_CORE PB3, TIM2C3, SC1nCTS, SC1SCLK PA0, TIM2C1, SC2MOSI VDD_PADS OSCA OSCB 30 29 28 27 26 25 24 23 22 21 PC4, JTMS, SWDIO PC3, JTDI PC2, JTDO, SWO SWCLK, JTCK PB2, SC1MISO, SC1MOSI, SC1SCL, SC1RXD, TIM2C2 PB1, SC1MISO, SC1MOSI, SC1SDA, SC1TXD, TIM2C1 VDD_PADS PA5, ADC5, PTI_DATA, nBOOTMODE, TRACEDATA3 PA4, ADC4, PTI_EN, TRACEDATA2 PA3, SC2nSSEL, TRACECLK, TIM2C2 Ai15260 Table 1. Pin descriptions 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. 1 2 3 4 5 6 7 8 9 40 1 2 3 4 5 6 7 8 Signal Direction Description VDD_24MHZ VDD_VCO RF_P RF_N VDD_RF RF_TX_ALT_P RF_TX_ALT_N VDD_IF BIAS_R Power Power I/O I/O Power O O Power I 1.8V high-frequency oscillator supply 1.8V VCO supply Differential (with RF_N) receiver input/transmitter output Differential (with RF_P) receiver input/transmitter output 1.8V RF supply (LNA and PA) Differential (with RF_TX_ALT_N) transmitter output (optional) Differential (with RF_TX_ALT_P) transmitter output (optional) 1.8V IF supply (mixers and filters) Bias setting resistor 18/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 1. Pin descriptions (continued) Pinout and pin description 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. 10 9 Signal Direction Description VDD_PADSA PC5 Power I/O Analog pad supply (1.8V) Digital I/O Logic-level control for external Rx/Tx switch. The STM32W108 baseband controls TX_ACTIVE and drives it high (VDD_PADS) when in Tx mode. Select alternate output function with GPIO_PCCFGH[7:4] Active low chip reset (internal pull-up) Digital I/O 32.768 kHz crystal oscillator Select analog function with GPIO_PCCFGH[11:8] Inverted TX_ACTIVE signal (see PC5) Select alternate output function with GPIO_PCCFGH[11:8] Digital I/O 32.768 kHz crystal oscillator. Select analog function with GPIO_PCCFGH[15:12] Digital 32 kHz clock input source Regulator output (1.8 V while awake, 0 V during deep sleep) Pads supply (2.1-3.6 V) 1.25 V digital core supply decoupling Digital I/O. Disable REG_EN with GPIO_DBGCFG[4] Timer 1 Channel 4 output Enable timer output with TIM1_CCER Select alternate output function with GPIO_PACFGH[15:12] Disable REG_EN with GPIO_DBGCFG[4] Timer 1 Channel 4 input. (Cannot be remapped.) External regulator open drain output. (Enabled after reset.) 11 10 TX_ACTIVE O 12 11 nRESET PC6 I I/O I/O O I/O I/O I Power Power Power I/O High current 13 OSC32B nTX_ACTIVE PC7 14 OSC32A OSC32_EXT 15 16 17 12 13 14 VREG_OUT VDD_PADS VDD_CORE PA7 18 TIM1_CH4 O I REG_EN O Doc ID 16252 Rev 2 19/179 Pinout and pin description Table 1. Pin descriptions (continued) STM32W108CB, STM32W108HB 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PB3 Signal Direction Description I/O Digital I/O Timer 2 channel 3 output Enable remap with TIM2_OR[6] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PBCFGL[15:12] Timer 2 channel 3 input. Enable remap with TIM2_OR[6]. UART CTS handshake of Serial Controller 1 Enable with SC1_UARTCFG[5] Select UART with SC1_MODE SPI master clock of Serial Controller 1 Either disable timer output in TIM2_CCER or disable remap with TIM2_OR[6] Enable master with SC1_SPICFG[4] Select SPI with SC1_MODE Select alternate output function with GPIO_PBCFGL[15:12] SPI slave clock of Serial Controller 1 Enable slave with SC1_SPICFG[4] Select SPI with SC1_MODE Digital I/O Timer 2 channel 4 output Enable remap with TIM2_OR[7] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PBCFGH[3:0] Timer 2 channel 4 input. Enable remap with TIM2_OR[7]. UART RTS handshake of Serial Controller 1 Either disable timer output in TIM2_CCER or disable remap with TIM2_OR[7] Enable with SC1_UARTCFG[5] Select UART with SC1_MODE Select alternate output function with GPIO_PBCFGH[3:0] SPI slave select of Serial Controller 1 Enable slave with SC1_SPICFG[4] Select SPI with SC1_MODE TIM2_CH3 (see Pin 22) O I UART_CTS 19 15 I O SC1SCLK I PB4 I/O TIM2_CH4 (see also Pin 24) O I 20 16 UART_RTS O SC1nSSEL I 20/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 1. Pin descriptions (continued) Pinout and pin description 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PA0 Signal Direction Description I/O Digital I/O Timer 2 channel 1 output Disable remap with TIM2_OR[4] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PACFGL[3:0] Timer 2 channel 1 input. Disable remap with TIM2_OR[4]. SPI master data out of Serial Controller 2 Either disable timer output in TIM2_CCER or enable remap with TIM2_OR[4] Enable master with SC2_SPICFG[4] Select SPI with SC2_MODE Select alternate output function with GPIO_PACFGL[3:0] SPI slave data in of Serial Controller 2 Enable slave with SC2_SPICFG[4] Select SPI with SC2_MODE Digital I/O Timer 2 channel 3 output Disable remap with TIM2_OR[6] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PACFGL[7:4] Timer 2 channel 3 input. Disable remap with TIM2_OR[6]. TWI data of Serial Controller 2 Either disable timer output in TIM2_CCER or enable remap with TIM2_OR[6] Select TWI with SC2_MODE Select alternate open-drain output function with GPIO_PACFGL[7:4] SPI slave data out of Serial Controller 2 Either disable timer output in TIM2_CCER or enable remap with TIM2_OR[6] Enable slave with SC2_SPICFG[4] Select SPI with SC2_MODE Select alternate output function with GPIO_PACFGL[7:4] SPI master data in of Serial Controller 2 Enable slave with SC2_SPICFG[4] Select SPI with SC2_MODE Pads supply (2.1-3.6V) TIM2_CH1 (see also Pin 30) O I 21 17 O SC2MOSI I PA1 I/O TIM2_CH3 (see also Pin 19) O I SC2SDA 22 18 I/O O SC2MISO I 23 19 VDD_PADS Power Doc ID 16252 Rev 2 21/179 Pinout and pin description Table 1. Pin descriptions (continued) STM32W108CB, STM32W108HB 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PA2 Signal Direction Description I/O Digital I/O Timer 2 channel 4 output Disable remap with TIM2_OR[7] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PACFGL[11:8] Timer 2 channel 4 input. Disable remap with TIM2_OR[7]. TWI clock of Serial Controller 2 Either disable timer output in TIM2_CCER or enable remap with TIM2_OR[7] Select TWI with SC2_MODE Select alternate open-drain output function with GPIO_PACFGL[11:8] SPI master clock of Serial Controller 2 Either disable timer output in TIM2_CCER or enable remap with TIM2_OR[7] Enable master with SC2_SPICFG[4] Select SPI with SC2_MODE Select alternate output function with GPIO_PACFGL[11:8] SPI slave clock of Serial Controller 2 Enable slave with SC2_SPICFG[4] Select SPI with SC2_MODE Digital I/O SPI slave select of Serial Controller 2 Enable slave with SC2_SPICFG[4] Select SPI with SC2_MODE Synchronous CPU trace clock Either disable timer output in TIM2_CCER or enable remap with TIM2_OR[5] Enable trace interface in ARM core Select alternate output function with GPIO_PACFGL[15:12] Timer 2 channel 2 output Disable remap with TIM2_OR[5] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PACFGL[15:12] Timer 2 channel 2 input. Disable remap with TIM2_OR[5]. TIM2_CH4 (see also Pin 20) O I SC2SCL 24 20 I/O O SC2SCLK I PA3 SC2nSSEL I/O I 25 21 TRACECLK (see also Pin 36) O TIM2_CH2 (see also Pin 31) O I 22/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 1. Pin descriptions (continued) Pinout and pin description 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PA4 Signal Direction Description I/O Analog O Digital I/O ADC Input 4. Select analog function with GPIO_PACFGH[3:0]. Frame signal of Packet Trace Interface (PTI). Disable trace interface in ARM core. Select alternate output function with GPIO_PACFGH[3:0]. Synchronous CPU trace data bit 2. Select 4-wire synchronous trace interface in ARM core. Enable trace interface in ARM core. Select alternate output function with GPIO_PACFGH[3:0]. Digital I/O ADC Input 5. Select analog function with GPIO_PACFGH[7:4]. Data signal of Packet Trace Interface (PTI). Disable trace interface in ARM core. Select alternate output function with GPIO_PACFGH[7:4]. Embedded serial bootloader activation out of reset. Signal is active during and immediately after a reset on NRST. See Section 5.2: Resets on page 35 for details. Synchronous CPU trace data bit 3. Select 4-wire synchronous trace interface in ARM core. Enable trace interface in ARM core. Select alternate output function with GPIO_PACFGH[7:4] Pads supply (2.1-3.6 V) Digital I/O Timer 1 channel 3 output Enable timer output in TIM1_CCER Select alternate output function with GPIO_PACFGH[11:8] Timer 1 channel 3 input (Cannot be remapped.) ADC4 PTI_EN 26 22 TRACEDATA2 O PA5 ADC5 PTI_DATA 27 23 nBOOTMODE I/O Analog O I TRACEDATA3 O 28 24 VDD_PADS PA6 Power I/O High current O 29 TIM1_CH3 I Doc ID 16252 Rev 2 23/179 Pinout and pin description Table 1. Pin descriptions (continued) STM32W108CB, STM32W108HB 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PB1 Signal Direction Description I/O Digital I/O SPI slave data out of Serial Controller 1 Either disable timer output in TIM2_CCER or disable remap with TIM2_OR[4] Select SPI with SC1_MODE Select slave with SC1_SPICR Select alternate output function with GPIO_PBCFGL[7:4] SPI master data out of Serial Controller 1 Either disable timer output in TIM2_CCER or disable remap with TIM2_OR[4] Select SPI with SC1_MODE Select master with SC1_SPICR Select alternate output function with GPIO_PBCFGL[7:4] TWI data of Serial Controller 1 Either disable timer output in TIM2_CCER, or disable remap with TIM2_OR[4] Select TWI with SC1_MODE Select alternate open-drain output function with GPIO_PBCFGL[7:4] UART transmit data of Serial Controller 1 Either disable timer output in TIM2_CCER or disable remap with TIM2_OR[4] Select UART with SC1_MODE Select alternate output function with GPIO_PBCFGL[7:4] Timer 2 channel 1 output Enable remap with TIM2_OR[4] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PACFGL[7:4] Timer 2 channel 1 input. Disable remap with TIM2_OR[4]. SC1MISO O SC1MOSI O 30 25 SC1SDA I/O SC1TXD O TIM2_CH1 (see also Pin 21) O I 24/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 1. Pin descriptions (continued) Pinout and pin description 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PB2 Signal Direction Description I/O I Digital I/O SPI master data in of Serial Controller 1 Select SPI with SC1_MODE Select master with SC1_SPICR SPI slave data in of Serial Controller 1 Select SPI with SC1_MODE Select slave with SC1_SPICR TWI clock of Serial Controller 1 Either disable timer output in TIM2_CCER, or disable remap with TIM2_OR[5] Select TWI with SC1_MODE Select alternate open-drain output function with GPIO_PBCFGL[11:8] UART receive data of Serial Controller 1 Select UART with SC1_MODE Timer 2 channel 2 output Enable remap with TIM2_OR[5] Enable timer output in TIM2_CCER Select alternate output function with GPIO_PBCFGL[11:8] Timer 2 channel 2 input. Enable remap with TIM2_OR[5]. Serial Wire clock input/output with debugger Selected when in Serial Wire mode (see JTMS description, Pin 35) JTAG clock input from debugger Selected when in JTAG mode (default mode, see JTMS description, Pin 35) Internal pull-down is enabled Digital I/O Enable with GPIO_DBGCFG[5] JTAG data out to debugger Selected when in JTAG mode (default mode, see JTMS description, Pin 35) Serial Wire Output asynchronous trace output to debugger Select asynchronous trace interface in ARM core Enable trace interface in ARM core Select alternate output function with GPIO_PCCFGL[11:8] Enable Serial Wire mode (see JTMS description, Pin 35) Internal pull-up is enabled SC1MISO SC1MOSI I 31 26 SC1SCL I/O SC1RXD I TIM2_CH2 (see also Pin 25) O I SWCLK 32 27 JTCK I I/O PC2 I/O JTDO 33 28 O SWO O Doc ID 16252 Rev 2 25/179 Pinout and pin description Table 1. Pin descriptions (continued) STM32W108CB, STM32W108HB 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PC3 34 29 Signal Direction Description I/O Digital I/O Either Enable with GPIO_DBGCFG[5], or enable Serial Wire mode (see JTMS description) JTAG data in from debugger Selected when in JTAG mode (default mode, see JTMS description, Pin 35) Internal pull-up is enabled Digital I/O Enable with GPIO_DBGCFG[5] JTAG mode select from debugger Selected when in JTAG mode (default mode) JTAG mode is enabled after power-up or by forcing NRST low Select Serial Wire mode using the ARM-defined protocol through a debugger Internal pull-up is enabled Serial Wire bidirectional data to/from debugger Enable Serial Wire mode (see JTMS description) Select Serial Wire mode using the ARM-defined protocol through a debugger Internal pull-up is enabled Digital I/O ADC reference output. Enable analog function with GPIO_PBCFGL[3:0]. ADC reference input. Enable analog function with GPIO_PBCFGL[3:0]. Enable reference output with an ST system function. External interrupt source A. Synchronous CPU trace clock. Enable trace interface in ARM core. Select alternate output function with GPIO_PBCFGL[3:0]. Timer 1 external clock input. Timer 2 external clock mask input. Pads supply (2.1 to 3.6 V). JTDI I PC4 I/O JTMS 35 30 I SWDIO I/O PB0 VREF I/O Analog O VREF 36 IRQA TRACECLK (see also Pin 25) TIM1CLK TIM2MSK 37 VDD_PADS Analog I I O I I Power 26/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 1. Pin descriptions (continued) Pinout and pin description 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PC1 Signal Direction Description I/O Analog Digital I/O ADC Input 3 Enable analog function with GPIO_PCCFGL[7:4] Serial Wire Output asynchronous trace output to debugger Select asynchronous trace interface in ARM core Enable trace interface in ARM core Select alternate output function with GPIO_PCCFGL[7:4] Synchronous CPU trace data bit 0 Select 1-, 2- or 4-wire synchronous trace interface in ARM core Enable trace interface in ARM core Select alternate output function with GPIO_PCCFGL[7:4] 1.8 V supply (flash, RAM) Digital I/O Either enable with GPIO_DBGCFG[5], or enable Serial Wire mode (see JTMS description, Pin 35) and disable TRACEDATA1 JTAG reset input from debugger Selected when in JTAG mode (default mode, see JTMS description) and TRACEDATA1 is disabled Internal pull-up is enabled Default external interrupt source D Synchronous CPU trace data bit 1 Select 2- or 4-wire synchronous trace interface in ARM core Enable trace interface in ARM core Select alternate output function with GPIO_PCCFGL[3:0] Digital I/O ADC Input 2 Enable analog function with GPIO_PBCFGH[15:12] Default external interrupt source C Timer 1 channel 2 output Enable timer output in TIM1_CCER Select alternate output function with GPIO_PBCFGH[15:12] Timer 1 channel 2 input (Cannot be remapped) ADC3 SWO (see also Pin 33) 38 31 O TRACEDATA0 O 39 32 VDD_MEM Power I/O High current PC0 JRST 40 33 IRQD (1) I I TRACEDATA1 O PB7 I/O High current Analog I O ADC2 41 34 IRQC (1) TIM1_CH2 I Doc ID 16252 Rev 2 27/179 Pinout and pin description Table 1. Pin descriptions (continued) STM32W108CB, STM32W108HB 48-Pin 40-Pin Packag Packag e Pin e Pin no. no. PB6 Signal Direction Description I/O High current Analog I O Digital I/O ADC Input 1 Enable analog function with GPIO_PBCFGH[11:8] External interrupt source B Timer 1 channel 1 output Enable timer output in TIM1_CCER Select alternate output function with GPIO_PBCFGH[11:8] Timer 1 channel 1 input (Cannot be remapped) Digital I/O ADC Input 0 Enable analog function with GPIO_PBCFGH[7:4] Timer 2 external clock input Timer 2 external clock mask input 1.25 V digital core supply decoupling 1.8 V prescaler supply 1.8 V synthesizer supply 24 MHz crystal oscillator or left open when using external clock input on OSCA 24 MHz crystal oscillator or external clock input Ground supply pad in the bottom center of the package. ADC1 42 35 IRQB TIM1_CH1 I PB5 ADC0 43 TIM2CLK TIM1MSK 44 45 46 47 48 49 38 39 41 36 37 VDD_CORE VDD_PRE VDD_SYNTH OSCB OSCA GND I I Power Power Power I/O I/O Ground I/O Analog 1. IRQC and IRQD external interrupts can be mapped to any digital I/O pin using the GPIO_IRQSEL and GPIO_IRQDSEL registers. 28/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Memory mapping 3 Memory mapping Figure 4. STM32W108 memory mapping ROM table Not used Not used TPIU Not used NVIC Not used FPB DWT ITM Not used 0xFFFFFFFF 0xE00FFFFF 0xE00FF000 0xE0042000 0xE0041000 0xE0040000 0xE003FFFF 0xE000F000 0xE000E000 0xE0003000 0xE0002000 0xE0001000 0xE0000000 Not used Private periph bus (external) Private periph bus (internal) 0xE0000000 0xDFFFFFFF 0x42002XXX Register bit band alias region mapped onto System interface (not used) 0x42000000 0x40000XXX 0xA0000000 0x9FFFFFFF Not used Registers mapped onto System interface 0x40000000 0x22002000 RAM bit band alias region mapped onto System interface (not used) 0x22000000 0x20001FFF 0x60000000 0x5FFFFFFF Peripheral 0x40000000 0x3FFFFFFF 0x20000000 RAM (8kB) mapped onto System interface RAM 0x20000000 0x1FFFFFFF 0x080409FF 0x08040800 0x080407FF 0x08040000 0x0801FFFF Customer Info Block (0.5kB) Fixed Info Block (2kB) Flash 0x00000000 Main Flash Block (128kB) Upper mapping (Boot mode) 0x08000000 0x0001FFFF 7 0 0x000007FF 0x00000000 Main Flash Block (128kB) Lower mapping (Normal Mode) Optional boot mode maps Fixed Info Block to the start of memory Fixed Info Block (2kB) Ai15259 Doc ID 16252 Rev 2 29/179 Radio frequency module STM32W108CB, STM32W108HB 4 Radio frequency module The radio module consists of an analog front end and digital baseband as shown in Figure 1: STM32W108 block diagram. 4.1 Receive (Rx) path The Rx path uses a low-IF, super-heterodyne receiver that rejects the image frequency using complex mixing and polyphase filtering. In the analog domain, the input RF signal from the antenna is first amplified and mixed down to a 4 MHz IF frequency. The mixers' output is filtered, combined, and amplified before being sampled by a 12 Msps ADC. The digitized signal is then demodulated in the digital baseband. The filtering within the Rx path improves the STM32W108's co-existence with other 2.4 GHz transceivers such as IEEE 802.15.4, IEEE 802.11g, and Bluetooth radios. The digital baseband also provides gain control of the Rx path, both to enable the reception of small and large wanted signals and to tolerate large interferers. 4.1.1 Rx baseband The STM32W108 Rx digital baseband implements a coherent demodulator for optimal performance. The baseband demodulates the O-QPSK signal at the chip level and synchronizes with the IEEE 802.15.4-defined preamble. An automatic gain control (AGC) module adjusts the analog gain continuously every ¼ symbol until the preamble is detected. Once detected, the gain is fixed for the remainder of the packet. The baseband despreads the demodulated data into 4-bit symbols. These symbols are buffered and passed to the hardware-based MAC module for packet assembly and filtering. In addition, the Rx baseband provides the calibration and control interface to the analog Rx modules, including the LNA, Rx baseband filter, and modulation modules. The ST RF software driver includes calibration algorithms that use this interface to reduce the effects of silicon process and temperature variation. 4.1.2 RSSI and CCA The STM32W108 calculates the RSSI over every 8-symbol period as well as at the end of a received packet. The linear range of RSSI is specified to be at least 40 dB over temperature. At room temperature, the linear range is approximately 60 dB (-90 dBm to -30 dBm input signal). The STM32W108 Rx baseband provides support for the IEEE 802.15.4-2003 RSSI CCA method, Clear channel reports busy medium if RSSI exceeds its threshold. 4.2 Transmit (Tx) path The STM32W108 Tx path produces an O-QPSK-modulated signal using the analog front end and digital baseband. The area- and power-efficient Tx architecture uses a two-point modulation scheme to modulate the RF signal generated by the synthesizer. The modulated RF signal is fed to the integrated PA and then out of the STM32W108. 30/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Radio frequency module 4.2.1 Tx baseband The STM32W108 Tx baseband in the digital domain spreads the 4-bit symbol into its IEEE 802.15.4-2003-defined 32-chip sequence. It also provides the interface for software to calibrate the Tx module to reduce silicon process, temperature, and voltage variations. 4.2.2 TX_ACTIVE and nTX_ACTIVE signals For applications requiring an external PA, two signals are provided called TX_ACTIVE and nTX_ACTIVE. These signals are the inverse of each other. They can be used for external PA power management and RF switching logic. In transmit mode the Tx baseband drives TX_ACTIVE high, as described in Table 8: GPIO signal assignments on page 53. In receive mode the TX_ACTIVE signal is low. TX_ACTIVE is the alternate function of PC5, and nTX_ACTIVE is the alternate function of PC6. See Section 6: General-purpose input/outputs on page 46 for details of the alternate GPIO functions. 4.3 Calibration The ST RF software driver calibrates the radio using dedicated hardware resources. 4.4 Integrated MAC module The STM32W108 integrates most of the IEEE 802.15.4 MAC requirements in hardware. This allows the ARM® Cortex-M3 CPU to provide greater bandwidth to application and network operations. In addition, the hardware acts as a first-line filter for unwanted packets. The STM32W108 MAC uses a DMA interface to RAM to further reduce the overall ARM® Cortex-M3 CPU interaction when transmitting or receiving packets. When a packet is ready for transmission, the software configures the Tx MAC DMA by indicating the packet buffer RAM location. The MAC waits for the backoff period, then switches the baseband to Tx mode and performs channel assessment. When the channel is clear the MAC reads data from the RAM buffer, calculates the CRC, and provides 4-bit symbols to the baseband. When the final byte has been read and sent to the baseband, the CRC remainder is read and transmitted. The MAC is in Rx mode most of the time. In Rx mode various format and address filters keep unwanted packets from using excessive RAM buffers, and prevent the CPU from being unnecessarily interrupted. When the reception of a packet begins, the MAC reads 4-bit symbols from the baseband and calculates the CRC. It then assembles the received data for storage in a RAM buffer. Rx MAC DMA provides direct access to RAM. Once the packet has been received additional data, which provides statistical information on the packet to the software stack, is appended to the end of the packet in the RAM buffer space. Doc ID 16252 Rev 2 31/179 Radio frequency module The primary features of the MAC are: ● ● ● ● ● ● ● ● ● ● ● STM32W108CB, STM32W108HB CRC generation, appending, and checking Hardware timers and interrupts to achieve the MAC symbol timing Automatic preamble and SFD pre-pending on Tx packets Address recognition and packet filtering on Rx packets Automatic acknowledgement transmission Automatic transmission of packets from memory Automatic transmission after backoff time if channel is clear (CCA) Automatic acknowledgement checking Time stamping received and transmitted messages Attaching packet information to received packets (LQI, RSSI, gain, time stamp, and packet status) IEEE 802.15.4 timing and slotted/unslotted timing 4.5 Packet trace interface (PTI) The STM32W108 integrates a true PHY-level PTI for effective network-level debugging. It monitors all the PHY Tx and Rx packets between the MAC and baseband modules without affecting their normal operation. It cannot be used to inject packets into the PHY/MAC interface. This 500 kbps asynchronous interface comprises the frame signal (PTI_EN, PA4) and the data signal (PTI_DATA, PA5). 4.6 Random number generator Thermal noise in the analog circuitry is digitized to provide entropy for a true random number generator (TRNG). The TRNG produces 16-bit uniformly distributed numbers. The Software can use the TRNG to seed a pseudo random number generator (PNRG). The TRNG is also used directly for cryptographic key generation. 32/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB System modules 5 System modules System modules encompass power, resets, clocks, system timers, power management, and encryption. Figure 5 shows these modules and how they interact. Figure 5. System module block diagram Doc ID 16252 Rev 2 33/179 System modules STM32W108CB, STM32W108HB 5.1 Power domains The STM32W108 contains three power domains: ● An "always on domain" containing all logic and analog cells required to manage the STM32W108's power modes, including the GPIO controller and sleep timer. This domain must remain powered. A "core domain" containing the CPU, Nested Vectored Interrupt Controller (NVIC), and peripherals. To save power, this domain can be powered down using a mode called deep sleep. A "memory domain" containing the RAM and flash memories. This domain is managed by the power management controller. When in deep sleep, the RAM portion of this domain is powered from the always-on domain supply to retain the RAM contents while the regulators are disabled. During deep sleep the flash portion is completely powered down. ● ● 5.1.1 Internally regulated power The preferred and recommended power configuration is to use the internal regulated power supplies to provide power to the core and memory domains. The internal regulators (VREG_1V25 and VREG_1V8) generate nominal 1.25 V and 1.8 V supplies. The 1.25 V supply is internally routed to the core domain and to an external pin. The 1.8 V supply is routed to an external pin where it can be externally routed back into the chip to supply the memory domain. The internal regulators are described in Section 1.2.10: Voltage regulator on page 13. When using the internal regulators, the always-on domain must be powered between 2.1 V and 3.6 V at all four VDD_PADS pins. When using the internal regulators, the VREG_1V8 regulator output pin (VREG_OUT) must be connected to the VDD_MEM, VDD_PADSA, VDD_VCO, VDD_RF, VDD_IF, VDD_PRE, and VDD_SYNTH pins. When using the internal regulators, the VREG_1V25 regulator output and supply requires a connection between both VDD_CORE pins. 5.1.2 Externally regulated power Optionally, the on-chip regulators may be left unused, and the core and memory domains may instead be powered from external supplies. For simplicity, the voltage for the core domain can be raised to nominal 1.8 V, requiring only one external regulator. Note that if the core domain is powered at a higher voltage (1.8 V instead of 1.25 V) then power consumption increases. A regulator enable signal, REG_EN, is provided for control of external regulators. This is an open-drain signal that requires an external pull-up resistor. If REG_EN is not required to control external regulators it can be disabled (see Section 6.1.3: Forced functions on page 48). Using an external regulator requires the always-on domain to be powered between 1.8 V and 3.6 V at all four VDD_PADS pins. When using an external regulator, the VREG_1V8 regulator output pin (VREG_OUT) must be left unconnected. When using an external regulator, this external nominal 1.8 V supply has to be connected to both VDD_CORE pins and to the VDD_MEM, VDD_PADSA, VDD_VCO, VDD_RF, VDD_IF, VDD_PRE and VDD_SYNTH pins. 34/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB System modules 5.2 Resets The STM32W108 resets are generated from a number of sources. Each of these reset sources feeds into central reset detection logic that causes various parts of the system to be reset depending on the state of the system and the nature of the reset event. 5.2.1 Reset sources For power-on reset (POR HV and POR LV) thresholds, see Section 12.3.2: Operating conditions at power-up on page 159. Watchdog reset The STM32W108 contains a watchdog timer (see also the Watchdog Timer section) that is clocked by the internal 1 kHz timing reference. When the timer expires it generates the reset source WATCHDOG_RESET to the Reset Generation module. Software reset The ARM® Cortex-M3 CPU can initiate a reset under software control. This is indicated with the reset source SYSRESETREQ to the Reset Generation module. Option byte error The flash memory controller contains a state machine that reads configuration information from the information blocks in the Flash at system start time. An error check is performed on the option bytes that are read from Flash and, if the check fails, an error is signaled that provides the reset source OPT_BYTE_ERROR to the Reset Generation module. If an option byte error is detected, the system restarts and the read and check process is repeated. If the error is detected again the process is repeated but stops on the 3rd failure. The system is then placed into an emulated deep sleep where recovery is possible. In this state, Flash memory readout protection is forced active to prevent secure applications from being compromised. Debug reset The Serial Wire/JTAG Interface (SWJ) provides access to the SWJ Debug Port (SWJ-DP) registers. By setting the register bit CDBGRSTREQ in the SWJ-DP, the reset source CDBGRSTREQ is provided to the Reset Generation module. JRST One of the STM32W108's pins can function as the JTAG reset, conforming to the requirements of the JTAG standard. This input acts independently of all other reset sources and, when asserted, does not reset any on-chip hardware except for the JTAG TAP. If the STM32W108 is in the Serial Wire mode or if the SWJ is disabled, this input has no effect. Deep sleep reset The Power Management module informs the Reset Generation module of entry into and exit from the deep sleep states. The deep sleep reset is applied in the following states: before entry into deep sleep, while removing power from the memory and core domain, while in deep sleep, while waking from deep sleep, and while reapplying power until reliable power levels have been detect by POR LV. Doc ID 16252 Rev 2 35/179 System modules STM32W108CB, STM32W108HB The Power Management module allows a special emulated deep sleep state that retains memory and core domain power while in deep sleep. 5.2.2 Reset recording The STM32W108 records the last reset condition that generated a restart to the system. The reset conditions recorded are: ● ● ● ● ● ● ● POWER_HV POWER_LV RSTB W_DOG SW_RST WAKE_UP_DSLEEP OPT_BYTE_FAIL Always-on domain power supply failure Core or memory domain power supply failure NRST pin asserted Watchdog timer expired Software reset by SYSERSETREQ from ARM® Cortex-M3 CPU Wake-up from deep sleep Error check failed when reading option bytes from Flash memory The Reset event source register (RESET_EVENT) is used to read back the last reset event. All bits are mutually exclusive except the OPT_BYTE_FAIL bit which preserves the original reset event when set. Note: While CPU Lockup is marked as a reset condition in software, CPU Lockup is not specifically a reset event. CPU Lockup is set to indicate that the CPU entered an unrecoverable exception. Execution stops but a reset is not applied. This is so that a debugger can interpret the cause of the error. We recommend that in a live application (i.e. no debugger attached) the watchdog be enabled by default so that the STM32W108 can be restarted. 5.2.3 Reset generation The Reset Generation module responds to reset sources and generates the following reset signals: ● PORESET Reset of the ARM® Cortex-M3 CPU and ARM® Cortex-M3 System Debug components (Flash Patch and Breakpoint, Data Watchpoint and Trace, Instrumentation Trace Macrocell, Nested Vectored Interrupt Controller). ARM defines PORESET as the region that is reset when power is applied. Reset of the ARM® Cortex-M3 CPU without resetting the Core Debug and System Debug components, so that a live system can be reset without disturbing the debug configuration. Reset to the SWJ's AHB Access Port (AHB-AP). Peripheral reset for always-on power domain, for peripherals that are required to retain their configuration across a deep sleep cycle. Peripheral reset for core power domain, for peripherals that are not required to retain their configuration across a deep sleep cycle. ● SYSRESET ● ● DAPRESET PRESETHV ● PRESETLV 36/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 2 shows which reset sources generate certain resets. Table 2. Generated resets Reset Generation Reset Source PORESET POR HV POR LV (in deep sleep) POR LV (not in deep sleep) RSTB Watchdog reset Software reset Option byte error Normal deep sleep Emulated deep sleep Debug reset X X X X X X SYSRESET X X X X X X X X X X X DAPRESET X X X X X X X System modules PRESETHV X PRESETLV X X X X X X X X X 5.2.4 Reset register Reset event source register (RESET_EVENT) Address offset: 0x4000 002C Reset value: 0x0000 0001 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 r 15 r 14 r 13 r 12 r 11 r 10 r 9 r 8 r 7 r 6 r 5 r 4 SW_R ST r r 3 W_DO G r r 2 RSTB_ PIN r r 1 POWE R_LV r r 0 POWE R_HV r CPU_L OPT_B WAKE_ OCKU YTE_F UP_DS AIL LEEP P r r r r r r r r r r r 7 CPU_LOCKUP: When set to ‘1’, the reset is due to core lockup. 6 OPT_BYTE_FAIL: When set to ‘1’, the reset is due to an Option byte load failure (may be set with other bits). 5 WAKE_UP_DSLEEP: When set to ‘1’, the reset is due to a wake-up from Deep Sleep. 4 SW_RST: When set to ‘1’, the reset is due to a software reset. 3 W_DOG: When set to ‘1’, the reset is due to watchdog expiration. Doc ID 16252 Rev 2 37/179 System modules STM32W108CB, STM32W108HB 2 RSTB_PIN: When set to ‘1’, the reset is due to an external reset pin signal. 1 POWER_LV: When set to ‘1’, the reset is due to the application of a Core power supply (or previously failed). 0 POWER_HV: Always set to ‘1’, Normal power applied 5.3 Clocks The STM32W108 integrates four oscillators: ● ● ● ● High frequency RC oscillator 24 MHz crystal oscillator 10 kHz RC oscillator 32.768 kHz crystal oscillator 38/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB System modules Figure 6 shows a block diagram of the clocks in the STM32W108. This simplified view shows all the clock sources and the general areas of the chip to which they are routed. Figure 6. Clocks block diagram 5.3.1 High-frequency internal RC oscillator (OSCHF) The high-frequency RC oscillator (OSCHF) is used as the default system clock source when power is applied to the core domain. The nominal frequency coming out of reset is 12 MHz. Most peripherals, excluding the radio peripheral, are fully functional using the OSCHF clock source. Application software must be aware that peripherals are clocked at different speeds depending on whether OSCHF or OSC24M is being used. Since the frequency step of OSCHF is 0.5 MHz and the high-frequency crystal oscillator is used for calibration, the calibrated accuracy of OSCHF is +/-250 kHz +/-40 ppm. The UART and ADC peripherals may not be usable due to the lower accuracy of the OSCHF frequency. Doc ID 16252 Rev 2 39/179 System modules STM32W108CB, STM32W108HB See also Section 12.4.1: High frequency internal clock characteristics on page 161. 5.3.2 High-frequency crystal oscillator (OSC24M) The high-frequency crystal oscillator (OSC24M) requires an external 24 MHz crystal with an accuracy of ±40 ppm. Based upon the application's bill of materials and current consumption requirements, the external crystal may cover a range of ESR requirements. The crystal oscillator has a software-programmable bias circuit to minimize current consumption. ST software configures the bias circuit for minimum current consumption. All peripherals including the radio peripheral are fully functional using the OSC24M clock source. Application software must be aware that peripherals are clocked at different speeds depending on whether OSCHF or OSC24M is being used. If the 24 MHz crystal fails, a hardware failover mechanism forces the system to switch back to the high-frequency RC oscillator as the main clock source, and a non-maskable interrupt (NMI) is signaled to the ARM® Cortex-M3 NVIC. See also Section 12.4.2: High frequency external clock characteristics on page 161. 5.3.3 Low-frequency internal RC oscillator (OSCRC) A low-frequency RC oscillator (OSCRC) is provided as an internal timing reference. The nominal frequency coming out of reset is 10 kHz, and ST software calibrates this clock to 10 kHz. From the tuned 10 kHz oscillator (OSCRC) ST software calibrates a fractional-N divider to produce a 1 kHz reference clock, CLK1K. See also Section 12.4.3: Low frequency internal clock characteristics on page 162. 5.3.4 Low-frequency crystal oscillator (OSC32K) A low-frequency 32.768 kHz crystal oscillator (OSC32K) is provided as an optional timing reference for on-chip timers. This oscillator is designed for use with an external watch crystal. See also Section 12.4.4: Low frequency external clock characteristics on page 162. 5.3.5 Clock switching The STM32W108 has two switching mechanisms for the main system clock, providing four clock modes. The register bit OSC24M_SEL in the OSC24M_CTRL register switches between the highfrequency RC oscillator (OSCHF) and the high-frequency crystal oscillator (OSC24M) as the main system clock (SCLK). The peripheral clock (PCLK) is always half the frequency of SCLK. The register bit CPU_CLK_SEL in the CPU_CLKSEL register switches between PCLK and SCLK to produce the ARM® Cortex-M3 CPU clock (FCLK). The default and preferred mode of operation is to run the CPU at the lower PCLK frequency, 12 MHz, but the higher SCLK frequency, 24 MHz, can be selected to give higher processing performance at the expense of an increase in power consumption. In addition to these modes, further automatic control is invoked by hardware when flash programming is enabled. To ensure accuracy of the flash controller's timers, the FCLK frequency is forced to 12 MHz during flash programming and erase operations. 40/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 3. System clock modes System modules FCLK OSC24M_SEL CPU_CLK_SEL SCLK PCLK Flash Program/ Erase Inactive 6 MHz 12 MHz 12 MHz 24 MHz Flash Program/ Erase Active 12 MHz 12 MHz 12 MHz 12 MHz 0 (OSCHF) 0 (OSCHF) 1 (OSC24M) 1 (OSC24M) 0 (Normal CPU) 1 (Fast CPU) 0 (Normal CPU) 1 (Fast CPU) 12 MHz 12 MHz 24 MHz 24 MHz 6 MHz 6 MHz 12 MHz 12 MHz 5.3.6 Clock switching registers XTAL or OSCHF main clock select register (OSC24M_CTRL) Address offset: 0x4000 401C Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 r 15 r 14 r 13 r 12 r 11 r 10 r 9 r 8 r 7 r 6 r 5 r 4 r 3 r 2 r 1 r 0 OSC24 OSC24 M_EN M_SEL r r r r r r r r r r r r r r rws rws 1 OSC24M_EN: When set to ‘1’, 24 MHz crystal oscillator is main clock. 0 OSC24M_SEL: When set to ‘0’, OSCHF is selected. When set to ‘1’, XTAL is selected. CPU clock source select register (CPU_CLK_SEL) Address offset: 0x4000 4020 Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 r 15 r 14 r 13 r 12 r 11 r 10 r 9 r 8 r 7 r 6 r 5 r 4 r 3 r 2 r 1 r 0 CPU_C LK_SEL r r r r r r r r r r r r r r rws rws 0 CPU_CLK_SEL: When set to ‘0’, 12-MHz CPU clock is selected. When set to ‘1’, 24-MHz CPU clock is selected. Note that the clock selection also determines if RAM controller is running at the same speed as the HCLK (CPU_CLK_SEL = ‘1’) or double speed of HCLK (CPU_CLK_SEL = ‘0’). Doc ID 16252 Rev 2 41/179 System modules STM32W108CB, STM32W108HB 5.4 5.4.1 System timers Watchdog timer The STM32W108 integrates a watchdog timer which can be enabled to provide protection against software crashes and ARM® Cortex-M3 CPU lockup. By default, it is disabled at power up of the always-on power domain. The watchdog timer uses the calibrated 1 kHz clock (CLK1K) as its reference and provides a nominal 2.048 s timeout. A low water mark interrupt occurs at 1.792 s and triggers an NMI to the ARM® Cortex-M3 NVIC as an early warning. When enabled, periodically reset the watchdog timer by writing to the WDOG_RESTART register before it expires. The watchdog timer can be paused when the debugger halts the ARM® Cortex-M3. To enable this functionality, set the bit DBG_PAUSE in the SLEEP_CONFIG register. If the low-frequency internal RC oscillator (OSCRC) is turned off during deep sleep, CLK1K stops. As a consequence the watchdog timer stops counting and is effectively paused during deep sleep. The watchdog enable/disable bits are protected from accidental change by requiring a two step process. To enable the watchdog timer the application must first write the enable code 0xEABE to the WDOG_CTRL register and then set the WDOG_EN register bit. To disable the timer the application must write the disable code 0xDEAD to the WDOG_CTRL register and then set the WDOG_DIS register bit. 5.4.2 Sleep timer The STM32W108 integrates a 32-bit timer dedicated to system timing and waking from sleep at specific times. The sleep timer can use either the calibrated 1 kHz reference(CLK1K), or the 32 kHz crystal clock (CLK32K). The default clock source is the internal 1 kHz clock. The sleep timer clock source is chosen with the SLEEPTMR_CLKSEL register. The sleep timer has a prescaler, a divider of the form 2^N, where N can be programmed from 1 to 2^15. This divider allows for very long periods of sleep to be timed. The timer provides two compare outputs and wrap detection, all of which can be used to generate an interrupt or a wake up event. The sleep timer is paused when the debugger halts the ARM® Cortex-M3. No additional register bit must be set. To save current during deep sleep, the low-frequency internal RC oscillator (OSCRC) can be turned off. If OSCRC is turned off during deep sleep and a low-frequency 32.768 kHz crystal oscillator is not being used, then the sleep timer will not operate during deep sleep and sleep timer wake events cannot be used to wakeup the STM32W108. 5.4.3 Event timer The SysTick timer is an ARM® standard system timer in the NVIC. The SysTick timer can be clocked from either the FCLK (the clock going into the CPU) or the Sleep Timer clock. FCLK is either the SCLK or PCLK as selected by CPU_CLK_SEL (see Section 5.3.5: Clock switching on page 40). 42/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB System modules 5.5 Power management The STM32W108's power management system is designed to achieve the lowest deep sleep current consumption possible while still providing flexible wakeup sources, timer activity, and debugger operation. The STM32W108 has four main sleep modes: ● ● ● ● Idle Sleep: Puts the CPU into an idle state where execution is suspended until any interrupt occurs. All power domains remain fully powered and nothing is reset. Deep Sleep 1: The primary deep sleep state. In this state, the core power domain is fully powered down and the sleep timer is active Deep Sleep 2: The same as Deep Sleep 1 except that the sleep timer is inactive to save power. In this mode the sleep timer cannot wakeup the STM32W108. Deep Sleep 0 (also known as Emulated Deep Sleep): The chip emulates a true deep sleep without powering down the core domain. Instead, the core domain remains powered and all peripherals except the system debug components (ITM, DWT, FPB, NVIC) are held in reset. The purpose of this sleep state is to allow STM32W108 software to perform a deep sleep cycle while maintaining debug configuration such as breakpoints. 5.5.1 Wake sources When in deep sleep the STM32W108 can be returned to the running state in a number of ways, and the wake sources are split depending on deep sleep 1 or deep sleep 2. The following wake sources are available in both deep sleep 1 and 2. ● ● ● ● Wake on GPIO activity: Wake due to change of state on any GPIO. Wake on serial controller 1: Wake due to a change of state on GPIO Pin PB2. Wake on serial controller 2: Wake due to a change of state on GPIO Pin PA2. Wake on IRQD: Wake due to a change of state on IRQD. Since IRQD can be configured to point to any GPIO, this wake source is another means of waking on any GPIO activity. Wake on setting of CDBGPWRUPREQ: Wake due to setting the CDBGPWRUPREQ bit in the debug port in the SWJ. Wake on setting of CSYSPWRUPREQ: Wake due to setting the CSYSPWRUPREQ bit in the debug port in the SWJ. ● ● The following sources are only available in deep sleep 1 since the sleep timer is not active in deep sleep 2. ● ● ● Wake on sleep timer compare A. Wake on sleep timer compare B. Wake on sleep timer wrap. The following source is only available in deep sleep 0 since the SWJ is required to write memory to set this wake source and the SWJ only has access to some registers in deep sleep 0. ● Wake on write to the WAKE_CORE register bit. The Wakeup Recording module monitors all possible wakeup sources. More than one wakeup source may be recorded because events are continually being recorded (not just in deep-sleep), since another event may happen between the first wake event and when the STM32W108 wakes up. Doc ID 16252 Rev 2 43/179 System modules STM32W108CB, STM32W108HB 5.5.2 Basic sleep modes The power management state diagram in Figure 7 shows the basic operation of the power management controller. Figure 7. Power management state diagram In normal operation an application may request one of two low power modes through program execution: ● Idle Sleep is achieved by executing a WFI instruction whilst the SLEEPDEEP bit in the Cortex System Control register (SCS_SCR) is clear. This puts the CPU into an idle state where execution is suspended until an interrupt occurs. This is indicated by the state at the bottom of the diagram. Power is maintained to the core logic of the STM32W108 during the Idle Sleeping state. Deep sleep is achieved by executing a WFI instruction with the SLEEPDEEP bit in SCS_SCR set. This triggers the state transitions around the main loop of the diagram, resulting in powering down the STM32W108's core logic, and leaving only the alwayson domain powered. Wake up is triggered when one of the pre-determined events occurs. ● If a deep sleep is requested the STM32W108 first enters a pre-deep sleep state. This state prevents any section of the chip from being powered off or reset until the SWJ goes idle (by clearing CSYSPWRUPREQ). This pre-deep sleep state ensures debug operations are not interrupted. 44/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB System modules In the deep sleep state the STM32W108 waits for a wake up event which will return it to the running state. In powering up the core logic the ARM® Cortex-M3 is put through a reset cycle and ST software restores the stack and application state to the point where deep sleep was invoked. 5.5.3 Further options for deep sleep By default, the low-frequency internal RC oscillator (OSCRC) is running during deep sleep (known as deep sleep 1). To conserve power, OSCRC can be turned off during deep sleep. This mode is known as deep sleep 2. Since the OSCRC is disabled, the sleep timer and watchdog timer do not function and cannot wake the chip unless the low-frequency 32.768 kHz crystal oscillator is used. Non-timer based wake sources continue to function. Once a wake event occurs, the OSCRC restarts and becomes enabled. 5.5.4 Use of debugger with sleep modes The debugger communicates with the STM32W108 using the SWJ. When the debugger is connected, the CDBGPWRUPREQ bit in the debug port in the SWJ is set, the STM32W108 will only enter deep sleep 0 (the Emulated Deep Sleep state). The CDBGPWRUPREQ bit indicates that a debug tool is connected to the chip and therefore there may be debug state in the system debug components. To maintain the state in the system debug components only deep sleep 0 may be used, since deep sleep 0 will not cause a power cycle or reset of the core domain. The CSYSPWRUPREQ bit in the debug port in the SWJ indicates that a debugger wants to access memory actively in the STM32W108. Therefore, whenever the CSYSPWRUPREQ bit is set while the STM32W108 is awake, the STM32W108 cannot enter deep sleep until this bit is cleared. This ensures the STM32W108 does not disrupt debug communication into memory. Clearing both CSYSPWRUPREQ and CDBGPWRUPREQ allows the STM32W108 to achieve a true deep sleep state (deep sleep 1 or 2). Both of these signals also operate as wake sources, so that when a debugger connects to the STM32W108 and begins accessing the chip, the STM32W108 automatically comes out of deep sleep. When the debugger initiates access while the STM32W108 is in deep sleep, the SWJ intelligently holds off the debugger for a brief period of time until the STM32W108 is properly powered and ready. For more information regarding the SWJ and the interaction of debuggers with deep sleep, contact ST support for Application Notes and ARM® CoreSight documentation. 5.6 Security accelerator The STM32W108 contains a hardware AES encryption engine accessible from the ARM® Cortex-M3. NIST-based CCM, CCM*, CBC-MAC, and CTR modes are implemented in hardware. These modes are described in the IEEE 802.15.4-2003 specification, with the exception of CCM*, which is described in the ZigBee Security Services Specification 1.0. Doc ID 16252 Rev 2 45/179 General-purpose input/outputs STM32W108CB, STM32W108HB 6 General-purpose input/outputs The STM32W108 has 24 multi-purpose GPIO pins that may be individually configured as: ● ● ● ● ● ● ● General purpose output General purpose open-drain output Alternate output controlled by a peripheral device Alternate open-drain output controlled by a peripheral device Analog General purpose input General purpose input with pull-up or pull-down resistor The basic structure of a single GPIO is illustrated in Figure 8. Figure 8. GPIO block diagram A Schmitt trigger converts the GPIO pin voltage to a digital input value. The digital input signal is then always routed to the GPIO_PxIN register; to the alternate inputs of associated peripheral devices; to wake detection logic if wake detection is enabled; and, for certain pins, to interrupt generation logic. Configuring a pin in analog mode disconnects the digital input from the pin and applies a high logic level to the input of the Schmitt trigger. Only one device at a time can control a GPIO output. The output is controlled in normal output mode by the GPIO_PxOUT register and in alternate output mode by a peripheral device. When in input mode or analog mode, digital output is disabled. 6.1 6.1.1 Functional description GPIO ports The 24 GPIO pins are grouped into three ports: PA, PB, and PC. Individual GPIOs within a port are numbered 0 to 7 according to their bit positions within the GPIO registers. 46/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Note: General-purpose input/outputs Because GPIO port registers' functions are identical, the notation Px is used here to refer to PA, PB, or PC. For example, GPIO_PxIN refers to the registers GPIO_PAIN, GPIO_PBIN, and GPIO_PCIN. Each of the three GPIO ports has the following registers whose low-order eight bits correspond to the port's eight GPIO pins: ● ● ● ● ● GPIO_PxIN (input data register) returns the pin level (unless in analog mode). GPIO_PxOUT (output data register) controls the output level in normal output mode. GPIO_PxCLR (clear output data register) clears bits in GPIO_PxOUT. GPIO_PxSET (set output data register) sets bits in GPIO_PxOUT. GPIO_PxWAKE (wake monitor register) specifies the pins that can wake the STM32W108. In addition to these registers, each port has a pair of configuration registers, GPIO_PxCFGH and GPIO_PxCFGL. These registers specify the basic operating mode for the port's pins. GPIO_PxCFGL configures the pins Px[3:0] and GPIO_PxCFGH configures the pins Px[7:4]. For brevity, the notation GPIO_PxCFGH/L refers to the pair of configuration registers. Five GPIO pins (PA6, PA7, PB6, PB7 and PC0) can sink and source higher current than standard GPIO outputs. Refer to Table 41: Digital I/O specifications on page 169 for more information. 6.1.2 Configuration Each pin has a 4-bit configuration value in the GPIO_PxCFGH/L register. The various GPIO modes and their 4 bit configuration values are shown in Table 4. Table 4. GPIO configuration modes GPIO_PxCFGH/L 0x0 0x4 Description Analog input or output. When in analog mode, the digital input (GPIO_PxIN) always reads 1. Digital input without an internal pull up or pull down. Output is disabled. Digital input with an internal pull up or pull down. A set bit in GPIO_PxOUT selects pull up and a cleared bit selects pull down. Output is disabled. Push-pull output. GPIO_PxOUT controls the output. Open-drain output. GPIO_PxOUT controls the output. If a pull up is required, it must be external. Push-pull output. An onboard peripheral controls the output. Open-drain output. An onboard peripheral controls the output. If a pull up is required, it must be external. Push-pull output mode only for SPI master mode SCLK pins. GPIO Mode Analog Input (floating) Input (pull-up or pulldown) Output (push-pull) Output (open-drain) 0x8 0x1 0x5 Alternate Output (push0x9 pull) Alternate Output (open0xD drain) Alternate Output (push0xB pull) SPI SCLK Mode If a GPIO has two peripherals that can be the source of alternate output mode data, then other registers in addition to GPIO_PxCFGH/L determine which peripheral controls the output. Doc ID 16252 Rev 2 47/179 General-purpose input/outputs STM32W108CB, STM32W108HB Several GPIOs share an alternate output with Timer 2 and the Serial Controllers. Bits in Timer 2's TIM2_OR register control routing Timer 2 outputs to different GPIOs. Bits in Timer 2's TIM2_CCER register enable Timer 2 outputs. When Timer 2 outputs are enabled they override Serial Controller outputs. Table 5 indicates the GPIO mapping for Timer 2 outputs depending on the bits in the register TIM2_OR. Refer to Section 8: General-purpose timers on page 80 for complete information on timer configuration. Table 5. Timer 2 output configuration controls GPIO Mapping Selected by TIM2_OR Bit Timer 2 Output TIM2_CH1 TIM2_CH2 TIM2_CH3 TIM2_CH4 Option Register Bit 0 TIM2_OR[4] TIM2_OR[5] TIM2_OR[6] TIM2_OR[7] PA0 PA3 PA1 PA2 1 PB1 PB2 PB3 PB4 For outputs assigned to the serial controllers, the serial interface mode registers (SCx_MODE) determine how the GPIO pins are used. The alternate outputs of PA4 and PA5 can either provide packet trace data (PTI_EN and PTI_DATA), or synchronous CPU trace data (TRACEDATA2 and TRACEDATA3). If a GPIO does not have an associated peripheral in alternate output mode, its output is set to 0. 6.1.3 Forced functions For some GPIOs the GPIO_PxCFGH/L configuration may be overridden. Table 6 shows the GPIOs that can have different functions forced on them regardless of the GPIO_PxCFGH/L registers. Note: The DEBUG_DIS bit in the GPIO_DBGCFG register can disable the Serial Wire/JTAG debugger interface. When this bit is set, all debugger-related pins (PC0, PC2, PC3, PC4) behave as standard GPIO. Table 6. GPIO PA7 PC0 PC2 PC3 PC4 GPIO forced functions Override condition GPIO_EXTREGEN bit set in the GPIO_DBGCFG register Debugger interface is active in JTAG mode Debugger interface is active in JTAG mode Debugger interface is active in JTAG mode Debugger interface is active in JTAG mode Debugger interface is active in Serial Wire mode Forced function Open-drain output Input with pull up Push-pull output Input with pull up Input with pull up Forced signal REG_EN JRST JTDO JDTI JTMS PC4 Bidirectional (push-pull output or floating SWDIO input) controlled by debugger interface 48/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose input/outputs 6.1.4 Reset A full chip reset is one due to power on (low or high voltage), the NRST pin, the watchdog, or the SYSRESETREQ bit. A full chip reset affects the GPIO configuration as follows: ● ● ● The GPIO_PxCFGH/L configurations of all pins are configured as floating inputs. The GPIO_EXTREGEN bit is set in the GPIO_DBGCFG register, which overrides the normal configuration for PA7. The GPIO_DEBUGDIS bit in the GPIO_DBGCFG register is cleared, allowing Serial Wire/JTAG access to override the normal configuration of PC0, PC2, PC3, and PC4. 6.1.5 nBOOTMODE nBOOTMODE is a special alternate function of PA5 that is active only during a pin reset (NRST) or a power-on-reset of the always-powered domain (POR_HV). If nBOOTMODE is asserted (pulled or driven low) when coming out of reset, the processor starts executing an embedded serial boot loader instead of its normal program. While in reset and during the subsequent power-on-reset startup delay (512 high-frequency RC oscillator periods), PA5 is automatically configured as an input with a pull-up resistor. At the end of this time, the STM32W108 samples nBOOTMODE: a high level selects normal startup, and a low level selects the boot loader. After nBOOTMODE has been sampled, PA5 is configured as a floating input. The GPIO_BOOTMODE bit in the GPIO_DBGSTAT register captures the state of nBOOTMODE so that software may act on this signal if required. Note: To avoid inadvertently asserting nBOOTMODE, PA5's capacitive load should not exceed 252 pF. 6.1.6 GPIO modes Analog mode Analog mode enables analog functions, and disconnects a pin from the digital input and output logic. Only the following GPIO pins have analog functions: ● ● ● PA4, PA5, PB5, PB6, PB7, and PC1 can be analog inputs to the ADC. PB0 can be an external analog voltage reference input to the ADC, or it can output the internal analog voltage reference from the ADC. PC6 and PC7 can connect to an optional 32.768 kHz crystal. Note: When an external timing source is required, a 32.768 kHz crystal is commonly connected to PC6 and PC7. Alternatively, when PC7 is configured as a digital input, PC7 can accept a digital external clock input. When configured in analog mode: ● ● ● ● The output drivers are disabled. The internal pull-up and pull-down resistors are disabled. The Schmitt trigger input is connected to a high logic level. Reading GPIO_PxIN returns a constant 1. Doc ID 16252 Rev 2 49/179 General-purpose input/outputs STM32W108CB, STM32W108HB Input mode Input mode is used both for general purpose input and for on-chip peripheral inputs. Input floating mode disables the internal pull-up and pull-down resistors, leaving the pin in a highimpedance state. Input pull-up or pull-down mode enables either an internal pull-up or pulldown resistor based on the GPIO_PxOUT register. Setting a bit to 0 in GPIO_PxOUT enables the pull-down and setting a bit to 1 enables the pull up. When configured in input mode: ● ● ● ● ● The output drivers are disabled. An internal pull-up or pull-down resistor may be activated depending on GPIO_PxCFGH/L and GPIO_PxOUT. The Schmitt trigger input is connected to the pin. Reading GPIO_PxIN returns the input at the pin. The input is also available to on-chip peripherals. Output mode Output mode provides a general purpose output under direct software control. Regardless of whether an output is configured as push-pull or open-drain, the GPIO's bit in the GPIO_PxOUT register controls the output. The GPIO_PxSET and GPIO_PxCLR registers can atomically set and clear bits within GPIO_PxOUT register. These set and clear registers simplify software using the output port because they eliminate the need to disable interrupts to perform an atomic read-modify-write operation of GPIO_PxOUT. When configured in output mode: ● ● ● ● ● ● ● The output drivers are enabled and are controlled by the value written to GPIO_PxOUT: In open-drain mode: 0 activates the N-MOS current sink; 1 tri-states the pin. In push-pull mode: 0 activates the N-MOS current sink; 1 activates the P-MOS current source. The internal pull-up and pull-down resistors are disabled. The Schmitt trigger input is connected to the pin. Reading GPIO_PxIN returns the input at the pin. Reading GPIO_PxOUT returns the last value written to the register. Note: Depending on configuration and usage, GPIO_PxOUT and GPIO_PxIN may not have the same value. Alternate output mode In this mode, the output is controlled by an on-chip peripheral instead of GPIO_PxOUT and may be configured as either push-pull or open-drain. Most peripherals require a particular output type - TWI requires an open-drain driver, for example - but since using a peripheral does not by itself configure a pin, the GPIO_PxCFGH/L registers must be configured properly for a peripheral's particular needs. As described in Section 6.1.2: Configuration on page 47, when more than one peripheral can be the source of output data, registers in addition to GPIO_PxCFGH/L determine which to use. 50/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB When configured in alternate output mode: ● ● ● ● ● ● General-purpose input/outputs The output drivers are enabled and are controlled by the output of an on-chip peripheral: In open-drain mode: 0 activates the N-MOS current sink; 1 tri-states the pin. In push-pull mode: 0 activates the N-MOS current sink; 1 activates the P-MOS current source. The internal pull-up and pull-down resistors are disabled. The Schmitt trigger input is connected to the pin. Reading GPIO_PxIN returns the input to the pin. Note: Depending on configuration and usage, GPIO_PxOUT and GPIO_PxIN may not have the same value. Alternate output SPI SCLK mode SPI master mode SCLK outputs, PB3 (SC1SCLK) or PA2 (SC2SCLK), use a special output push-pull mode reserved for those signals. Otherwise this mode is identical to alternate output mode. 6.1.7 Wake monitoring The GPIO_PxWAKE registers specify which GPIOs are monitored to wake the processor. If a GPIO's wake enable bit is set in GPIO_PxWAKE, then a change in the logic value of that GPIO causes the STM32W108 to wake from deep sleep. The logic values of all GPIOs are captured by hardware upon entering sleep. If any GPIO's logic value changes while in sleep and that GPIO's GPIO_PxWAKE bit is set, then the STM32W108 will wake from deep sleep. (There is no mechanism for selecting a specific rising-edge, falling-edge, or level on a GPIO: any change in logic value triggers a wake event.) Hardware records the fact that GPIO activity caused a wake event, but not which specific GPIO was responsible. Instead, software should read the state of the GPIOs on waking to determine the cause of the event. The register GPIO_WAKEFILT contains bits to enable digital filtering of the external wakeup event sources: the GPIO pins, SC1 activity, SC2 activity, and IRQD. The digital filter operates by taking samples based on the (nominal) 10 kHz RC oscillator. If three samples in a row all have the same logic value, and this sampled logic value is different from the logic value seen upon entering sleep, the filter outputs a wakeup event. In order to use GPIO pins to wake the STM32W108 from deep sleep, the GPIO_WAKE bit in the WAKE_SEL register must be set. Waking up from GPIO activity does not work with pins configured for analog mode since the digital logic input is always set to 1 when in analog mode. Refer to Section 5: System modules on page 33 for information on the STM32W108's power management and sleep modes. 6.2 External interrupts The STM32W108 can use up to four external interrupt sources (IRQA, IRQB, IRQC, and IRQD), each with its own top level NVIC interrupt vector. Since these external interrupt sources connect to the standard GPIO input path, an external interrupt pin may simultaneously be used by a peripheral device or even configured as an output. Analog mode is the only GPIO configuration that is not compatible with using a pin as an external interrupt. Doc ID 16252 Rev 2 51/179 General-purpose input/outputs STM32W108CB, STM32W108HB External interrupts have individual triggering and filtering options selected using the registers GPIO_INTCFGA, GPIO_INTCFGB, GPIO_INTCFGC, and GPIO_INTCFGD. The bit field GPIO_INTMOD of the GPIO_INTCFGx register enables IRQx's second level interrupt and selects the triggering mode: 0 is disabled; 1 for rising edge; 2 for falling edge; 3 for both edges; 4 for active high level; 5 for active low level. The minimum width needed to latch an unfiltered external interrupt in both level- and edge-triggered mode is 80 ns. With the digital filter enabled (the GPIO_INTFILT bit in the GPIO_INTCFGx register is set), the minimum width needed is 450 ns. The register INT_GPIOFLAG is the second-level interrupt flag register that indicates pending external interrupts. Writing 1 to a bit in the INT_GPIOFLAG register clears the flag while writing 0 has no effect. If the interrupt is level-triggered, the flag bit is set again immediately after being cleared if its input is still in the active state. Two of the four external interrupts, IRQA and IRQB, have fixed pin assignments. The other two external interrupts, IRQC and IRQD, can use any GPIO pin. The GPIO_IRQCSEL and GPIO_IRQDSEL registers specify the GPIO pins assigned to IRQC and IRQD, respectively. Table 7 shows how the GPIO_IRQCSEL and GPIO_IRQDSEL register values select the GPIO pin used for the external interrupt. Table 7. IRQC/D GPIO selection GPIO PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 GPIO_IRQxSEL 8 9 10 11 12 13 14 15 GPIO PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 GPIO_IRQxSEL 16 17 18 19 20 21 22 23 GPIO PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 GPIO_IRQxSEL 0 1 2 3 4 5 6 7 In some cases, it may be useful to assign IRQC or IRQD to an input also in use by a peripheral, for example to generate an interrupt from the slave select signal (nSSEL) in an SPI slave mode interface. Refer to Section 10: Interrupts on page 143 for further information regarding the STM32W108 interrupt system. 6.3 Debug control and status Two GPIO registers are largely concerned with debugger functions. GPIO_DBGCFG can disable debugger operation, but has other miscellaneous control bits as well. GPIO_DBGSTAT, a read-only register, returns status related to debugger activity (GPIO_FORCEDBG and GPIO_SWEN), as well a flag (GPIO_BOOTMODE) indicating whether nBOOTMODE was asserted at the last power-on or NRST-based reset. 52/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose input/outputs 6.4 GPIO aletrnate functions Table 8 lists the GPIO alternate functions. Table 8. GPIO PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0 VREF ADC4 ADC5 GPIO signal assignments Analog Alternate function TIM2_CH1(1), SC2MOSI TIM2_CH3(1), SC2MISO, SC2SDA TIM2_CH4(1), SC2SCLK, SC2SCL TIM2_CH2(1), TRACECLK PTI_EN, TRACEDATA2 PTI_DATA, TRACEDATA3 TIM1_CH3 TIM1_CH4, REG_EN (3) Input TIM2_CH1(1), SC2MOSI TIM2_CH3(1), SC2MISO, SC2SDA TIM2_CH4(1), SC2SCLK TIM2_CH2(1), SC2nSSEL Output current drive Standard Standard Standard Standard Standard nBOOTMODE(2) TIM1_CH3 TIM1_CH4 TIM1CLK, TIM2MSK, IRQA Standard High High Standard TRACECLK PB1 TIM2_CH1(4), SC1TXD, SC1MOSI, SC1MISO, TIM2_CH1(4), SC1SDA SC1SDA TIM2_CH2(4), SC1SCLK TIM2_CH3(4), SC1SCLK TIM2_CH4(4), UART_RTS ADC0 ADC1 ADC2 TIM1_CH1 TIM1_CH2 TRACEDATA1 ADC3 TRACEDATA0, SWO JTDO(6), SWO JTDI SWDIO(7) TX_ACTIVE (5) Standard PB2 TIM2_CH2(4), SC1MISO, SC1MOSI, SC1SCL, SC1RXD TIM2_CH3(4), SC1SCLK, UART_CTS TIM2_CH4(4), SC1nSSEL TIM2CLK, TIM1MSK TIM1_CH1, IRQB TIM1_CH2 JRST(5) Standard PB3 PB4 PB5 PB6 PB7 PC0 PC1 PC2 PC3 PC4 PC5 Standard Standard Standard High High High Standard Standard Standard Standard Standard SWDIO(7), JTMS(5) Doc ID 16252 Rev 2 53/179 General-purpose input/outputs Table 8. GPIO PC6 PC7 STM32W108CB, STM32W108HB GPIO signal assignments (continued) Analog OSC32B OSC32A Alternate function nTX_ACTIVE OSC32_EXT Input Output current drive Standard Standard 1. Default signal assignment (not remapped). 2. Overrides during reset as an input with pull up. 3. Overrides after reset as an open-drain output. 4. Alternate signal assignment (remapped). 5. Overrides in JTAG mode as an input with pull up. 6. Overrides in JTAG mode as a push-pull output. 7. Overrides in Serial Wire mode as either a push-pull output, or a floating input, controlled by the debugger. 6.5 6.5.1 General-purpose input / output (GPIO) registers Port x configuration register (Low) (GPIO_PxCFGL) Address offset: 0xB000 (GPIO_PACFGL), 0xB400 (GPIO_PBCFGL) and 0xB800 (GPIO_PCCFGL) Reset value: 0x0000 4444 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 Px3_CFG rw rw rw rw rw Px2_CFG rw rw rw rw Px1_CFG rw rw rw rw Px0_CFG rw rw rw [15:12] Px3_CFG: GPIO configuration control. 0x0: Analog, input or output (GPIO_PxIN always reads 1). 0x1: Output, push-pull (GPIO_PxOUT controls the output). 0x4: Input, floating. 0x5: Output, open-drain (GPIO_PxOUT controls the output). 0x8: Input, pulled up or down (selected by GPIO_PxOUT: 0 = pull-down, 1 = pull-up). 0x9: Alternate output, push-pull (peripheral controls the output). 0xB: Alternate output SPI SCLK, push-pull (only for SPI master mode SCLK). 0xD: Alternate output, open-drain (peripheral controls the output). [11:8] Px2_CFG: GPIO configuration control: see Px3_CFG above. [7:4] Px1_CFG: GPIO configuration control: see Px3_CFG above. [3:0] Px0_CFG: GPIO configuration control: see Px3_CFG above. 54/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose input/outputs 6.5.2 Port x configuration register (High) (GPIO_PxCFGH) Address offset: 0xB004 (GPIO_PACFGH), 0xB404 (GPIO_PBCFGH) and 0xB804 (GPIO_PCCFGH) Reset value: 0x0000 4444 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 Px7_CFG rw rw rw rw rw Px5_CFG rw rw rw rw Px4_CFG rw rw rw rw Px3_CFG rw rw rw [15:12] Px7_CFG: GPIO configuration control. 0x0: Analog, input or output (GPIO_PxIN always reads 1). 0x1: Output, push-pull (GPIO_PxOUT controls the output). 0x4: Input, floating. 0x5: Output, open-drain (GPIO_PxOUT controls the output). 0x8: Input, pulled up or down (selected by GPIO_PxOUT: 0 = pull-down, 1 = pull-up). 0x9: Alternate output, push-pull (peripheral controls the output). 0xB: Alternate output SPI SCLK, push-pull (only for SPI master mode SCLK). 0xD: Alternate output, open-drain (peripheral controls the output). [11:8] Px6_CFG: GPIO configuration control: see Px7_CFG above. [7:4] Px5_CFG: GPIO configuration control: see Px7_CFG above. [3:0] Px4_CFG: GPIO configuration control: see Px7_CFG above. 6.5.3 Port x input data register (GPIO_PxIN) Address offset: 0xB008 (GPIO_PAIN), 0xB408 (GPIO_PBIN) and 0xB808 (GPIO_PCIN) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 Px7 rw 6 Px6 rw rw 5 Px5 rw rw 4 Px4 rw rw 3 Px3 rw rw 2 Px2 rw rw 1 Px1 rw rw 0 Px0 rw rw rw rw rw rw rw rw rw rw [7] Px7: Input level at pin Px7. [6] Px6: Input level at pin Px6. [5] Px5: Input level at pin Px5. [4] Px4: Input level at pin Px4. [3] Px3: Input level at pin Px3. Doc ID 16252 Rev 2 55/179 General-purpose input/outputs STM32W108CB, STM32W108HB [2] Px2: Input level at pin Px2. [1] Px1: Input level at pin Px1. [0] Px0: Input level at pin Px0. 6.5.4 Port x output data register (GPIO_PxOUT) Address offset: 0xB00C (GPIO_PAOUT), 0xB40C (GPIO_PBOUT) and 0xB80C (GPIO_PCOUT) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 Px7 rw 6 Px6 rw rw 5 Px5 rw rw 4 Px4 rw rw 3 Px3 rw rw 2 Px2 rw rw 1 Px1 rw rw 0 Px0 rw rw rw rw rw rw rw rw rw rw [7] Px7: Output data for Px7. [6] Px6: Output data for Px6. [5] Px5: Output data for Px5. [4] Px4: Output data for Px4. [3] Px3: Output data for Px3. [2] Px2: Output data for Px2. [1] Px1: Output data for Px1. [0] Px0: Output data for Px0. 6.5.5 Port x output clear register (GPIO_PxCLR) Address offset: 0xB014 (GPIO_PACLR), 0xB414 (GPIO_PBCLR) and 0xB814 (GPIO_PCCLR) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 Px7 rw 6 Px6 w rw 5 Px5 w rw 4 Px4 w rw 3 Px3 w rw 2 Px2 w rw 1 Px1 w rw 0 Px0 w rw rw rw rw rw rw rw rw w 56/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose input/outputs [7] Px7: Write 1 to clear the output data bit for Px7 (writing 0 has no effect). [6] Px6: Write 1 to clear the output data bit for Px6 (writing 0 has no effect). [5] Px5: Write 1 to clear the output data bit for Px5 (writing 0 has no effect). [4] Px4: Write 1 to clear the output data bit for Px4 (writing 0 has no effect). [3] Px3: Write 1 to clear the output data bit for Px3 (writing 0 has no effect). [2] Px2: Write 1 to clear the output data bit for Px2 (writing 0 has no effect). [1] Px1: Write 1 to clear the output data bit for Px1 (writing 0 has no effect). [0] Px0: Write 1 to clear the output data bit for Px0 (writing 0 has no effect). 6.5.6 Port x output set register (GPIO_PxSET) Address offset: 0xB010 (GPIO_PASET), 0xB410 (GPIO_PBSET) and 0xB810 (GPIO_PCSET) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 Px7 rw 6 Px6 rw rw 5 Px5 rw rw 4 Px4 rw rw 3 Px3 rw rw 2 Px2 rw rw 1 Px1 rw rw 0 Px0 rw Reserved rw rw rw rw rw rw rw rw rw [15:8] Reserved: these bits must be set to 0. [7] Px7: Write 1 to set the output data bit for Px7 (writing 0 has no effect). [6] Px6: Write 1 to set the output data bit for Px6 (writing 0 has no effect). [5] Px5: Write 1 to set the output data bit for Px5 (writing 0 has no effect). [4] Px4: Write 1 to set the output data bit for Px4 (writing 0 has no effect). [3] Px3: Write 1 to set the output data bit for Px3 (writing 0 has no effect). [2] Px2: Write 1 to set the output data bit for Px2 (writing 0 has no effect). [1] Px1: Write 1 to set the output data bit for Px1 (writing 0 has no effect). [0] Px0: Write 1 to set the output data bit for Px0 (writing 0 has no effect). Doc ID 16252 Rev 2 57/179 General-purpose input/outputs STM32W108CB, STM32W108HB 6.5.7 Port x wakeup monitor register (GPIO_PxWAKE) Address offset: 0xBC08 (GPIO_PAWAKE), 0xBC0C (GPIO_PBWAKE) and 0xBC10 (GPIO_PCWAKE) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 Px7 rw 6 Px6 rw rw 5 Px5 rw rw 4 Px4 rw rw 3 Px3 rw rw 2 Px2 rw rw 1 Px1 rw rw 0 Px0 rw rw rw rw rw rw rw rw rw rw [7] Px7: Write 1 to enable wakeup monitoring of Px7. [6] Px6: Write 1 to enable wakeup monitoring of Px6. [5] Px5: Write 1 to enable wakeup monitoring of Px5. [4] Px4: Write 1 to enable wakeup monitoring of Px4. [3] Px3: Write 1 to enable wakeup monitoring of Px3. [2] Px2: Write 1 to enable wakeup monitoring of Px2. [1] Px1: Write 1 to enable wakeup monitoring of Px1. [0] Px0: Write 1 to enable wakeup monitoring of Px0. 6.5.8 GPIO wakeup filtering register (GPIO_WAKEFILT) Address offset: 0xBC0C Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 IRQD_ WAKE _FILTE R rw 2 SC2_ WAKE _FILTE R rw rw 1 SC1_ WAKE _FILTE R rw rw 0 GPIO_ WAKE _FILTE R rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3] IRQD_WAKE_FILTER: Enable filter on GPIO wakeup source IRQD. [2] SC2_WAKE_FILTER: Enable filter on GPIO wakeup source SC2 (PA2). [1] SC1_WAKE_FILTER: Enable filter on GPIO wakeup source SC1 (PB2). [0] GPIO_WAKE_FILTER: Enable filter on GPIO wakeup sources enabled by the GPIO_PnWAKE registers. 58/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose input/outputs 6.5.9 Interrupt x select register (GPIO_IRQxSEL) Address offset: 0xBC14 (GPIO_IRQCSEL) and 0xBC18 (GPIO_IRQDSEL) Reset value: 0x0000 000F (GPIO_IRQCSEL) and 0x0000 0010 (GPIO_IRQDSEL) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 SEL_GPIO rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [4:0] SEL_GPIO: Pin assigned to IRQx. 0x00: PA0.0x0D: PB5. 0x01: PA1.0x0E: PB6. 0x02: PA2.0x0F: PB7. 0x03: PA3.0x10: PC0. 0x04: PA4.0x11: PC1. 0x05: PA5.0x12: PC2. 0x06: PA6.0x13: PC3. 0x07: PA7.0x14: PC4. 0x08: PB0.0x15: PC5. 0x09: PB1.0x16: PC6. 0x0A: PB2.0x17: PC7. 0x0B: PB3.0x18 - 0x1F: Reserved. 0x0C: PB4. 6.5.10 GPIO interrupt x configuration register (GPIO_INTCFGx) Address offset: 0xA860 (GPIO_INTCFGA), 0xA864 (GPIO_INTCFGB), 0xA868 (GPIO_INTCFGC) and 0xA86C (GPIO_INTCFGD) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 GPIO_I NTFILT rw 7 rw 6 GPIO_INTMOD rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw Doc ID 16252 Rev 2 59/179 General-purpose input/outputs STM32W108CB, STM32W108HB [8] GPIO_INTFILT: Set this bit to enable digital filtering on IRQx. [7:5] GPIO_INTMOD: IRQx triggering mode. 0x0: Disabled.0x4: Active high level triggered. 0x1: Rising edge triggered.0x5: Active low level triggered. 0x2: Falling edge triggered.0x6, 0x7: Reserved. 0x3: Rising and falling edge triggered. 6.5.11 GPIO interrupt flag register (INT_GPIOFLAG) Address offset: 0xA814 Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 INT_IR INT_IR INT_IR INT_IR QDFLA QCFLA QBFLA QAFLA G G G G rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3] INT_IRQDFLAG: IRQD interrupt pending. [2] INT_IRQCFLAG: IRQC interrupt pending. [1] INT_IRQBFLAG: IRQB interrupt pending. [0] INT_IRQAFLAG: IRQA interrupt pending. 6.5.12 GPIO debug configuration register (GPIO_DBGCFG) Address offset: 0xBC00 Reset value: 0x0000 0010 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 GPIO_ DEBUG DIS rw 4 GPIO _EXT REGE N rw rw 3 Reserved rw rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw 60/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose input/outputs [5] GPIO_DEBUGDIS: Disable debug interface override of normal GPIO configuration. 0: Permit debug interface to be active. 1: Disable debug interface (if it is not already active). [4] GPIO_EXTREGEN: : Disable REG_EN override of PA7's normal GPIO configuration. 0: Enable override. 1: Disable override. [3] Reserved: this bit can change during normal operation. When writing to GPIO_DBGCFG, the value of this bit must be preserved. 6.5.13 GPIO debug status register (GPIO_DBGSTAT) Address offset: 0xBC04 Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 GPIO_ BOOT MODE rw 2 rw 1 GPIO_ FORC EDBG rw 0 GPIO_ SWEN r rw rw rw rw rw rw rw rw rw rw rw rw r rw r [3] GPIO_BOOTMODE: The state of the nBOOTMODE signal sampled at the end of reset. 0: nBOOTMODE was not asserted (it read high). 1: nBOOTMODE was asserted (it read low). [1] GPIO_FORCEDBG: Status of debugger interface. 0: Debugger interface not forced active. 1: Debugger interface forced active by debugger cable. [0] GPIO_SWEN: Status of Serial Wire interface. 0: Not enabled by SWJ-DP. 1: Enabled by SWJ-DP. Doc ID 16252 Rev 2 61/179 Serial interfaces STM32W108CB, STM32W108HB 7 Serial interfaces The STM32W108 has two serial controllers, SC1 and SC2, which provide several options for full-duplex synchronous and asynchronous serial communications. ● ● ● ● SPI (Serial Peripheral Interface), master or slave TWI (Two Wire serial Interface), master only UART (Universal Asynchronous Receiver/Transmitter), SC1 only Receive and transmit FIFOs and DMA channels, SPI and UART modes Receive and transmit FIFOs allow faster data speeds using byte-at-a-time interrupts. For the highest SPI and UART speeds, dedicated receive and transmit DMA channels reduce CPU loading and extend the allowable time to service a serial controller interrupt. Polled operation is also possible using direct access to the serial data registers. Figure 9 shows the components of the serial controllers. Note: The notation SCx means that either SC1 or SC2 may be substituted to form the name of a specific register or field within a register. Figure 9. Serial controller block diagram 62/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces 7.1 Configuration Before using a serial controller, it should be configured and initialized as follows: 1. 2. Set up the parameters specific to the operating mode (master/slave for SPI, baud rate for UART, etc.). Configure the GPIO pins used by the serial controller as shown in Table 9 and Table 10. Section 6.1.2: Configuration on page 47 shows how to configure GPIO pins."If using DMA, set up the DMA and buffers. This is described fully in Section 7.7: DMA channel registers on page 72. If using interrupts, select edge- or level-triggered interrupts with the SCx_INTMODE register, enable the desired second-level interrupt sources in the INT_SCxCFG register, and finally enable the top-level SCx interrupt in the NVIC. Write the serial interface operating mode - SPI, TWI, or UART - to the SCx_MODE register. SC1 GPIO usage and configuration PB1 PB2 PB3 PB4 3. 4. Table 9. Interface SPI - Master SC1MOSI alternate SC1MISO input output (push-pull) SC1MISO alternate SC1MOSI input output (push-pull) SC1SCLK alternate output (push-pull); (not used) special SCLK mode SC1SCLK input SC1nSSEL input (not used) nRTS alternate output (push-pull) (1) SPI - Slave TWI - Master SC1SDA alternate SC1SCL alternate (not used) output (open-drain) output (open-drain) TXD alternate output (push-pull) RXD input nCTS input (1) UART 1. used if RTS/CTS hardware flow control is enabled. Table 10. Interface SC2 GPIO usage and configuration PA0 SC2MOSI Alternate Output (push-pull) SC2MOSI Alternate Output (push-pull) (not used) PA1 PA2 SC2SCLK Alternate Output (push-pull), special SCLK mode SC2SCLK Input PA3 SPI - Master SC2MISO Input (not used) SPI - Slave SC2MISO Input SC2nSSEL Input TWI - Master SC2SDA Alternate SC2SCL Alternate (not used) Output (open-drain) Output (open-drain) Doc ID 16252 Rev 2 63/179 Serial interfaces STM32W108CB, STM32W108HB 7.2 7.2.1 Serial controller registers Serial mode register (SCx_MODE) Address offset: 0xC854 (SC1_MODE) and 0xC054 (SC2_MODE) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_MODE rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [1:0] SC_MODE: Serial controller mode. 0: Disabled. 1: UART mode (valid only for SC1). 2: SPI mode. 3: TWI mode. 7.2.2 Serial controller interrupt flag register (INT_SCxFLAG) Address offset: 0xA808 (INT_SC1FLAG) and 0xA80C (INT_SC2FLAG) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 INT_S C1PA RERR rw 13 INT_S C1FR MERR rw rw 12 INT_S CTXU LDB rw rw 11 INT_S CTXU LDA rw rw 10 INT_S CRXU LDB rw rw 9 INT_S CRXU LDA rw rw 8 INT_S CNAK rw rw 7 INT_S CCMD FIN rw rw 6 INT_S CTXFI N rw rw 5 INT_SC RXFIN rw rw 4 INT_S CTXU ND rw rw 3 INT_S CRXO VF rw rw 2 INT_S CTXID LE rw rw 1 rw 0 INT_S INT_S CTXFR CRXVA EE L rw rw rw rw [14] INT_SC1PARERR: Parity error received (UART) interrupt pending. [13] INT_SC1FRMERR: Frame error received (UART) interrupt pending. [12] INT_SCTXULDB: DMA transmit buffer B unloaded interrupt pending. [11] INT_SCTXULDA: DMA transmit buffer A unloaded interrupt pending. [10] INT_SCRXULDB: DMA receive buffer B unloaded interrupt pending. [9] INT_SCRXULDA: DMA receive buffer A unloaded interrupt pending. [8] INT_SCNAK: NACK received (TWI) interrupt pending. [7] INT_SCCMDFIN: START/STOP command complete (TWI) interrupt pending. [6] INT_SCTXFIN: Transmit operation complete (TWI) interrupt pending. [5] INT_SCRXFIN: Receive operation complete (TWI) interrupt pending. [4] INT_SCTXUND: Transmit buffer underrun interrupt pending. 64/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces [3] INT_SCRXOVF: Receive buffer overrun interrupt pending. [2] INT_SCTXIDLE: Transmitter idle interrupt pending. [1] INT_SCTXFREE: Transmit buffer free interrupt pending. [0] INT_SCRXVAL: Receive buffer has data interrupt pending. 7.2.3 Serial controller interrupt configuration register (INT_SCxCFG) Address offset: 0xA848 (INT_SC1CFG) and 0xA84C (INT_SC2CFG) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 INT_S C1PA RERR rw 13 INT_S C1FR MERR rw rw 12 INT_S CTXU LDB rw rw 11 INT_S CTXU LDA rw rw 10 INT_S CRXU LDB rw rw 9 INT_S CRXU LDA rw rw 8 INT_S CNAK rw rw 7 INT_S CCMD FIN rw rw 6 INT_S CTXFI N rw rw 5 INT_SC RXFIN rw rw 4 INT_S CTXU ND rw rw 3 INT_S CRXO VF rw rw 2 INT_S CTXID LE rw rw 1 rw 0 INT_S INT_S CTXFR CRXVA EE L rw rw rw rw [14] INT_SC1PARERR: Parity error received (UART) interrupt enable. [13] INT_SC1FRMERR: Frame error received (UART) interrupt enable. [12] INT_SCTXULDB: DMA transmit buffer B unloaded interrupt enable. [11] INT_SCTXULDA: DMA transmit buffer A unloaded interrupt enable. [10] INT_SCRXULDB: DMA receive buffer B unloaded interrupt enable. [9] INT_SCRXULDA: DMA receive buffer A unloaded interrupt enable. [8] INT_SCNAK: NACK received (TWI) interrupt enable. [7] INT_SCCMDFIN: START/STOP command complete (TWI) interrupt enable. [6] INT_SCTXFIN: Transmit operation complete (TWI) interrupt enable. [5] INT_SCRXFIN: Receive operation complete (TWI) interrupt enable. [4] INT_SCTXUND: Transmit buffer underrun interrupt enable. [3] INT_SCRXOVF: Receive buffer overrun interrupt enable. [2] INT_SCTXIDLE: Transmitter idle interrupt enable. [1] INT_SCTXFREE: Transmit buffer free interrupt enable. [0] INT_SCRXVAL: Receive buffer has data interrupt enable. Doc ID 16252 Rev 2 65/179 Serial interfaces STM32W108CB, STM32W108HB 7.2.4 Serial controller interrupt mode register (SCx_INTMODE) Address offset: 0xA854 (SC1_INTMODE) and 0xA858 (SC2_INTMODE) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_TX SC_TX SC_RX IDLEL FREEL VALLE EVEL EVEL VEL rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [2] SC_TXIDLELEVEL: Transmitter idle interrupt mode 0: Edge triggered 1: Level triggered. [1] SC_TXFREELEVEL: Transmit buffer free interrupt mode 0: Edge triggered 1: Level triggered. [0] SC_RXVALLEVEL: Receive buffer has data interrupt mode 0: Edge triggered 1: Level triggered. 7.3 7.3.1 SCI master mode registers Serial data register (SCx_DATA) Address offset: 0xC83C (SC1_DATA) and 0xC03C (SC2_DATA) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_DATA rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [7:0] SC_DATA: Transmit and receive data register. Writing to this register adds a byte to the transmit FIFO. Reading from this register takes the next byte from the receive FIFO and clears the overrun error bit if it was set. In UART mode (SC1 only), reading from this register loads the UART status register with the parity and frame error status of the next byte in the FIFO, and clears these bits if the FIFO is now empty. 66/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces 7.3.2 SPI configuration register (SCx_SPICFG) Address offset: 0xC858 (SC1_SPICFG) and 0xC058 (SC2_SPICFG) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 SC_SPI RXDRV rw 4 SC_S PIMS T rw rw 3 rw 2 rw 1 rw 0 SC_SP SC_SP SC_SP SC_SP IRPT IORD IPHA IPOL rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [5] SC_SPIRXDRV: Receiver-driven mode selection bit (SPI master mode only). Clear this bit to initiate transactions when transmit data is available. Set this bit to initiate transactions when the receive buffer (FIFO or DMA) has space. [4] SC_SPIMST: Set this bit to put the SPI in master mode, clear this bit to put the SPI in slave mode. [3] SC_SPIRPT: This bit controls behavior on a transmit buffer underrun condition in slave mode. Clear this bit to send the BUSY token (0xFF) and set this bit to repeat the last byte. Changes to this bit take effect when the transmit FIFO is empty and the transmit serializer is idle. [2] SC_SPIORD: This bit specifies the bit order in which SPI data is transmitted and received. 0: Most significant bit first. 1: Least significant bit first. [1] SC_SPIPHA: Clock phase configuration: clear this bit to sample on the leading (first edge) and set this bit to sample on the second edge. [0] SC_SPIPOL: Clock polarity configuration: clear this bit for a rising leading edge and set this bit for a falling leading edge. 7.3.3 SPI status register (SCx_SPISTAT) Address offset: 0xC840 (SC1_SPISTAT) and 0xC040 (SC2_SPISTAT) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 SC_SPI TXIDLE rw 2 SC_SPI TXFREE r rw 1 SC_SPI RXVAL r rw 0 SC_SPI RXOVF r rw rw rw rw rw rw rw rw rw rw rw rw r [3] SC_SPITXIDLE: This bit is set when both the transmit FIFO and the transmit serializer are empty. Doc ID 16252 Rev 2 67/179 Serial interfaces STM32W108CB, STM32W108HB [2] SC_SPITXFREE: This bit is set when the transmit FIFO has space to accept at least one byte. [1] SC_SPIRXVAL: This bit is set when the receive FIFO contains at least one byte. [0] SC_SPIRXOVF: This bit is set if a byte is received when the receive FIFO is full. This bit is cleared by reading the data register. 7.3.4 Serial clock linear prescaler register (SCx_RATELIN) Address offset: 0xC860 (SC1_RATELIN) and 0xC060 (SC2_RATELIN) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_RATELIN rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3:0] SC_RATELIN: The linear component (LIN) of the clock rate in the equation: Rate = 12 MHz / ( (LIN + 1) * (2^EXP) ) 7.3.5 Serial clock exponential prescaler register (SCx_RATEEXP) Address offset: 0xC864 (SC1_RATEEXP) and 0xC064 (SC2_RATEEXP) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_RATEEXP rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3:0] SC_RATEEXP: The exponential component (EXP) of the clock rate in the equation: Rate = 12 MHz / ( (LIN + 1) * (2^EXP) ) 7.4 SPI slave mode Refer to Registers (in the SPI Master Mode section) for a description of the SCx_DATA, SCx_SPICFG, and SCx_SPISTAT registers. 68/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces 7.5 7.5.1 Two wire (TWI) serial interfaces TWI status register (SCx_TWISTAT) Address offset: 0xC844 (SC1_TWISTAT) and 0xC044 (SC2_TWISTAT) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 SC_T WICM DFIN rw 2 SC_T WIRXF IN r rw 1 SC_T WITXF IN r rw 0 SC_T WIRXN AK r rw rw rw rw rw rw rw rw rw rw rw rw r [3] SC_TWICMDFIN: This bit is set when a START or STOP command completes. It clears on the next TWI bus activity. [2] SC_TWIRXFIN: This bit is set when a byte is received. It clears on the next TWI bus activity. [1] SC_TWITXFIN: This bit is set when a byte is transmitted. It clears on the next TWI bus activity. [0] SC_TWIRXNAK: This bit is set when a NACK is received from the slave. It clears on the next TWI bus activity. 7.5.2 TWI control 1 register (SCx_TWICTRL1) Address offset: 0xC84C (SC1_TWICTRL1) and 0xC04C (SC2_TWICTRL1) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 SC_T WISTO P rw 2 SC_T WISTA RT rw rw 1 rw 0 SC_T SC_T WISEN WIREC D V rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3] SC_TWISTOP: Setting this bit sends the STOP command. It clears when the command completes. [2] SC_TWISTART: Setting this bit sends the START or repeated START command. It clears when the command completes. [1] SC_TWISEND: Setting this bit transmits a byte. It clears when the command completes. [0] SC_TWIRECV: Setting this bit receives a byte. It clears when the command completes. Doc ID 16252 Rev 2 69/179 Serial interfaces STM32W108CB, STM32W108HB 7.5.3 TWI control 2 register (SCx_TWICTRL2) Address offset: 0xC850 (SC1_TWICTRL2) and 0xC050 (SC2_TWICTRL2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_T WIACK rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [0] SC_TWIACK: Setting this bit signals ACK after a received byte. Clearing this bit signals NACK after a received byte. 7.6 Universal asynchronous receiver / transmitter (UART) registers Refer to the SPI Master mode section for a description of the SCx_DATA register. 7.6.1 UART status register (SC1_UARTSTAT) Address offset: 0xC848 Reset value: 0x0000 0040 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_UA RTTXI DLE rw 5 SC_UA RTPAR ERR r rw 4 rw 3 rw 2 rw 1 rw 0 SC_U SC_UA SC_UA SC_UA ARTF SC_UA RTRX RTTXF RTRXV RMER RTCTS OVF REE AL R r r r r r rw rw rw rw rw rw rw rw rw r [6] SC_UARTTXIDLE: This bit is set when both the transmit FIFO and the transmit serializer are empty. [5] SC_UARTPARERR: This bit is set when the byte in the data register was received with a parity error. This bit is updated when the data register is read, and is cleared if the receive FIFO is empty. [4] SC_UARTFRMERR: This bit is set when the byte in the data register was received with a frame error. This bit is updated when the data register is read, and is cleared if the receive FIFO is empty. [3] SC_UARTRXOVF: This bit is set when the receive FIFO has been overrun. This occurs if a byte is received when the receive FIFO is full. This bit is cleared by reading the data register. 70/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces [2] SC_UARTTXFREE: This bit is set when the transmit FIFO has space for at least one byte. [1] SC_UARTRXVAL: This bit is set when the receive FIFO contains at least one byte. [0] SC_UARTCTS: This bit is set when both the transmit FIFO and the transmit serializer are empty. 7.6.2 UART configuration register (SC1_UARTCFG) Address offset: 0xC85C Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_UA RTAUT O rw 5 SC_UA RTFLO W rw rw 4 SC_U ARTO DD rw rw 3 rw 2 rw 1 rw 0 SC_UA SC_UA SC_UA SC_UA RT2ST RT8BI RTPAR RTRTS P T rw rw rw rw rw rw rw rw rw rw rw rw rw rw [6] SC_UARTAUTO: Set this bit to enable automatic nRTS control by hardware (SC_UARTFLOW must also be set). When automatic control is enabled, nRTS will be deasserted when the receive FIFO has space for only one more byte (inhibits transmission from the other device) and will be asserted if it has space for more than one byte (enables transmission from the other device). The SC_UARTRTS bit in this register has no effect if this bit is set. [5] SC_UARTFLOW: Set this bit to enable using nRTS/nCTS flow control signals. Clear this bit to disable the signals. When this bit is clear, the UART transmitter will not be inhibited by nCTS. [4] SC_UARTODD: If parity is enabled, specifies the kind of parity. 0: Even parity.1: Odd parity. [3] SC_UARTPAR: Specifies whether to use parity bits. 0: Don't use parity.1: Use parity. [2] SC_UART2STP: Number of stop bits transmitted. 0: 1 stop bit.1: 2 stop bits. [1] SC_UART8BIT: Number of data bits. 0: 7 data bits.1: 8 data bits. [0] SC_UARTRTS: nRTS is an output to control the flow of serial data sent to the STM32W108 from another device. This bit directly controls the output at the nRTS pin (SC_UARTFLOW must be set and SC_UARTAUTO must be cleared). When this bit is set, nRTS is asserted (pin is low, 'XON', RS232 positive voltage); the other device's transmission is enabled. When this bit is cleared, nRTS is deasserted (pin is high, 'XOFF', RS232 negative voltage), the other device's transmission is inhibited. Doc ID 16252 Rev 2 71/179 Serial interfaces STM32W108CB, STM32W108HB 7.6.3 UART baud rate period register (SC1_UARTPER) Address offset: 0xC868 Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_UARTPER rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] SC_UARTPER: The integer part of baud rate period (N) in the equation: Rate = 24 MHz / ( (2 * N) + F ) 7.6.4 UART baud rate fractional period register (SC1_UARTFRAC) Address offset: 0xC86C Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_UA RTFRA C rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [0] SC_UARTFRAC: The fractional part of the baud rate period (F) in the equation: Rate = 24 MHz / ( (2 * N) + F ) 7.7 7.7.1 DMA channel registers Serial DMA control register (SCx_DMACTRL) Address offset: 0xC830 (SC1_DMACTRL) and 0xC030 (SC2_DMACTRL) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 72/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 SC_TX SC_R SC_TX SC_TX SC_RX SC_RX DMARS XDMA LODB LODA LODB LODA T RST rw rw rw rw rw rw rw rw rw rw w w rw rw rw rw [5] SC_TXDMARST: Setting this bit resets the transmit DMA. The bit clears automatically. [4] SC_RXDMARST: Setting this bit resets the receive DMA. The bit clears automatically. [3] SC_TXLODB: Setting this bit loads DMA transmit buffer B addresses and allows the DMA controller to start processing transmit buffer B. If both buffer A and B are loaded simultaneously, buffer A will be used first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect. Reading this bit returns DMA buffer status: 0: DMA processing is complete or idle. 1: DMA processing is active or pending. [2] SC_TXLODA: Setting this bit loads DMA transmit buffer A addresses and allows the DMA controller to start processing transmit buffer A. If both buffer A and B are loaded simultaneously, buffer A will be used first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect. Reading this bit returns DMA buffer status: 0: DMA processing is complete or idle. 1: DMA processing is active or pending. [1] SC_RXLODB: Setting this bit loads DMA receive buffer B addresses and allows the DMA controller to start processing receive buffer B. If both buffer A and B are loaded simultaneously, buffer A will be used first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect. Reading this bit returns DMA buffer status: 0: DMA processing is complete or idle. 1: DMA processing is active or pending. [0] SC_RXLODA: Setting this bit loads DMA receive buffer A addresses and allows the DMA controller to start processing receive buffer A. If both buffer A and B are loaded simultaneously, buffer A will be used first. This bit is cleared when DMA completes. Writing a zero to this bit has no effect. Reading this bit returns DMA buffer status: 0: DMA processing is complete or idle. 1: DMA processing is active or pending. 7.7.2 Serial DMA status register (SCx_DMASTAT) Address offset: 0xC82C (SC1_DMASTAT) and 0xC02C (SC2_DMASTAT) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw Doc ID 16252 Rev 2 73/179 Serial interfaces STM32W108CB, STM32W108HB 15 14 13 12 11 SC_RXSSEL 10 9 8 7 6 5 SC_RX OVFB r 4 SC_R XOVF A r 3 2 1 0 SC_RX SC_RX SC_RX SC_RX FRMB FRMA PARB PARA r r r r r SC_TX SC_TX ACTB ACTA r r SC_RX SC_RX ACTB ACTA r r rw rw rw r r [12:10] SC_RXSSEL: Status of the receive count saved in SCx_RXCNTSAVED (SPI slave mode) when nSSEL deasserts. Cleared when a receive buffer is loaded and when the receive DMA is reset. 0: No count was saved because nSSEL did not deassert. 2: Buffer A's count was saved, nSSEL deasserted once. 3: Buffer B's count was saved, nSSEL deasserted once. 6: Buffer A's count was saved, nSSEL deasserted more than once. 7: Buffer B's count was saved, nSSEL deasserted more than once. 1, 4, 5: Reserved. [9] SC_RXFRMB: This bit is set when DMA receive buffer B reads a byte with a frame error from the receive FIFO. It is cleared the next time buffer B is loaded or when the receive DMA is reset. (SC1 in UART mode only) [8] SC_RXFRMA: This bit is set when DMA receive buffer A reads a byte with a frame error from the receive FIFO. It is cleared the next time buffer A is loaded or when the receive DMA is reset. (SC1 in UART mode only) [7] This bit is set when DMA receive buffer B reads a byte with a parity error from the receive FIFO. It is cleared the next time buffer B is loaded or when the receive DMA is reset. (SC1 in UART mode only) [6] This bit is set when DMA receive buffer A reads a byte with a parity error from the receive FIFO. It is cleared the next time buffer A is loaded or when the receive DMA is reset. (SC1 in UART mode only) [5] This bit is set when DMA receive buffer B was passed an overrun error from the receive FIFO. Neither receive buffer was capable of accepting any more bytes (unloaded), and the FIFO filled up. Buffer B was the next buffer to load, and when it drained the FIFO the overrun error was passed up to the DMA and flagged with this bit. Cleared the next time buffer B is loaded and when the receive DMA is reset. [4] This bit is set when DMA receive buffer A was passed an overrun error from the receive FIFO. Neither receive buffer was capable of accepting any more bytes (unloaded), and the FIFO filled up. Buffer A was the next buffer to load, and when it drained the FIFO the overrun error was passed up to the DMA and flagged with this bit. Cleared the next time buffer A is loaded and when the receive DMA is reset. [3] This bit is set when DMA transmit buffer B is active. [2] This bit is set when DMA transmit buffer A is active. [1] This bit is set when DMA receive buffer B is active. [0] This bit is set when DMA receive buffer A is active. 74/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces 7.7.3 Transmit DMA begin address register A (SCx_TXBEGA) Address offset: 0xC810 (SC1_TXBEGA) and 0xC010 (SC2_TXBEGA) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_TXBEGA rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_TXBEGA: DMA transmit buffer A start address. 7.7.4 Transmit DMA begin address register B (SCx_TXBEGB) Address offset: 0xC818 (SC1_TXBEGB) and 0xC018 (SC2_TXBEGB) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_TXBEGB rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_TXBEGA: DMA transmit buffer B start address. 7.7.5 Transmit DMA end address register A (SCx_TXENDA) Address offset: 0xC814 (SC1_TXENDA) and 0xC014 (SC2_TXENDA) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_TXENDA rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_TXENDA: Address of the last byte that will be read from the DMA transmit buffer A. Doc ID 16252 Rev 2 75/179 Serial interfaces STM32W108CB, STM32W108HB 7.7.6 Transmit DMA end address register B (SCx_TXENDB) Address offset: 0xC814 (SC1_TXENDB) and 0xC014 (SC2_TXENDB) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_TXENDB rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_TXENDB: Address of the last byte that will be read from the DMA transmit buffer B. 7.7.7 Transmit DMA count register (SCx_TXCNT) Address offset: 0xC828 (SC1_TXCNT) and 0xC028 (SC2_TXCNT) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_TXCNT rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw r r r r r r r r r r r r r [12:0] SC_TXCNT: The offset from the start of the active DMA transmit buffer from which the next byte will be read. This register is set to zero when the buffer is loaded and when the DMA is reset. 7.7.8 Receive DMA begin address register A (SCx_RXBEGA) Address offset: 0xC800 (SC1_RXBEGA) and 0xC000 (SC2_RXBEGA) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXBEGA rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_RXBEGA: DMA receive buffer A start address. 76/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces 7.7.9 Receive DMA begin address register B (SCx_RXBEGB) Address offset: 0xC808 (SC1_RXBEGB) and 0xC008 (SC2_RXBEGB) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXBEGB rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_RXBEGB: DMA receive buffer B start address. 7.7.10 Receive DMA end address register A (SCx_RXENDA) Address offset: 0xC804 (SC1_RXENDA) and 0xC004 (SC2_RXENDA) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXENDA rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_RXENDA: Address of the last byte that will be written in the DMA receive buffer A. 7.7.11 Receive DMA end address register B (SCx_RXENDB) Address offset: 0xC80C (SC1_RXENDB) and 0xC00C (SC2_RXENDB) Reset value: 0x2000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXENDB rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_RXENDB: Address of the last byte that will be written in the DMA receive buffer B. Doc ID 16252 Rev 2 77/179 Serial interfaces STM32W108CB, STM32W108HB 7.7.12 Receive DMA count register A (SCx_RXCNTA) Address offset: 0xC820 (SC1_RXCNTA) and 0xC020 (SC2_RXCNTA) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXCNTA rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_RXCNTA: The offset from the start of DMA receive buffer A at which the next byte will be written. This register is set to zero when the buffer is loaded and when the DMA is reset. If this register is written when the buffer is not loaded, the buffer is loaded. 7.7.13 Receive DMA count register B (SCx_RXCNTB) Address offset: 0xC824 (SC1_RXCNTB) and 0xC024 (SC2_RXCNTB) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXCNTB rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [12:0] SC_RXCNTB: The offset from the start of DMA receive buffer B at which the next byte will be written. This register is set to zero when the buffer is loaded and when the DMA is reset. If this register is written when the buffer is not loaded, the buffer is loaded. 7.7.14 Saved receive DMA count register (SCx_RXCNTSAVED) Address offset: 0xC870 (SC1_RXCNTSAVED) and 0xC070 (SC2_RXCNTSAVED) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 SC_RXCNTSAVED rw rw rw r r r r r r r r r r r r r 78/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Serial interfaces [12:0] SC_RXCNTSAVED: Receive DMA count saved in SPI slave mode when nSSEL deasserts. The count is only saved the first time nSSEL deasserts. 7.7.15 DMA first receive error register A (SCx_RXERRA) Address offset: 0xC834 (SC1_RXERRA) and 0xC034 (SC2_RXERRA) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXERRA rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw r r r r r r r r r r r r r [12:0] SC_RXERRA: The offset from the start of DMA receive buffer A of the first byte received with a parity, frame, or overflow error. Note that an overflow error occurs at the input to the receive FIFO, so this offset is 4 bytes before the overflow position. If there is no error, it reads zero. This register will not be updated by subsequent errors until the buffer unloads and is reloaded, or the receive DMA is reset. 7.7.16 DMA first receive error register B (SCx_RXERRB) Address offset: 0xC838 (SC1_RXERRB) and 0xC038 (SC2_RXERRB) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 SC_RXERRB rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw r r r r r r r r r r r r r [12:0] SC_RXERRB: The offset from the start of DMA receive buffer B of the first byte received with a parity, frame, or overflow error. Note that an overflow error occurs at the input to the receive FIFO, so this offset is 4 bytes before the overflow position. If there is no error, it reads zero. This register will not be updated by subsequent errors until the buffer unloads and is reloaded, or the receive DMA is reset. Doc ID 16252 Rev 2 79/179 General-purpose timers STM32W108CB, STM32W108HB 8 General-purpose timers Each of the STM32W108's two general-purpose timers consists of a 16-bit auto-reload counter driven by a programmable prescaler. They may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare and PWM). Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler. The timers are completely independent, and do not share any resources. They can be synchronized together as described in Section 8.1.14: Timer synchronization on page 106. The two general-purpose timers, TIM1 and TIM2, have the following features: ● ● ● 16-bit up, down, or up/down auto-reload counter. Programmable prescaler to divide the counter clock by any power of two from 1 through 32768. 4 independent channels for: – – Input capture Output compare ● ● ● ● PWM generation (edge- and center-aligned mode) One-pulse mode output Synchronization circuit to control the timer with external signals and to interconnect the timers. Flexible clock source selection: – – – Peripheral clock (PCLK at 6 or 12 MHz) 32 kHz external clock (if available) 1 kHz clock ● ● GPIO input Interrupt generation on the following events: – – Update: counter overflow/underflow, counter initialization (software or internal/external trigger) Trigger event (counter start, stop, initialization or count by internal/external trigger) ● ● ● ● Input capture Output compare Supports incremental (quadrature) encoders and Hall sensors for positioning applications. Trigger input for external clock or cycle-by-cycle current management. Note: Because the two timers are identical, the notation TIMx refers to either TIM1 or TIM2. For example, TIMx_PSC refers to both TIM1_PSC and TIM2_PSC. Similarly, "y" refers to any of the four channels of a given timer, so for example, OCy refers to OC1, OC2, OC3, and OC4. 80/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Figure 10. General-purpose timer block diagram General-purpose timers Note: The internal signals shown in Figure 10 are described in Section 8.1.15: Timer signal descriptions on page 110 and are used throughout the text to describe how the timer components are interconnected. 8.1 Functional description The timers can optionally use GPIOs in the PA and PB ports for external inputs or outputs. As with all STM32W108 digital inputs, a GPIO used as a timer input can be shared with other uses of the same pin. Available timer inputs include an external timer clock, a clock mask, and four input channels. Any GPIO used as a timer output must be configured as an alternate output and is controlled only by the timer. Many of the GPIOs that can be assigned as timer outputs can also be used by another onchip peripheral such as a serial controller. Use as a timer output takes precedence over another peripheral function, as long as the channel is configured as an output in the TIMx_CCMR1 register and is enabled in the TIMx_CCER register. Doc ID 16252 Rev 2 81/179 General-purpose timers STM32W108CB, STM32W108HB The GPIOs that can be used by Timer 1 are fixed, but the GPIOs that can be used as Timer 2 channels can be mapped to either of two pins, as shown in Table 11. The Timer 2 Option Register (TIM2_OR) has four single bit fields (TIM_REMAPCy) that control whether a Timer 2 channel is mapped to its default GPIO in port PA, or remapped to a GPIO in PB. Table 11 specifies the pins that may be assigned to Timer 1 and Timer 2 functions. Table 11. Timer GPIO use TIMxC1 TIMxC2 TIMxC3 TIMxC4 (in or out) (in or out) (in or out) (in or out) PB6 PA0 PB1 PB7 PA3 PB2 PA6 PA1 PB3 PA7 PA2 PB4 TIMxCLK (in) PB0 PB5 PB5 TIMxMSK (in) PB5 PB0 PB0 Signal (direction) Timer 1 Timer 2 (TIM_REMAPCy = 0) Timer 2 (TIM_REMAPCy = 1) The TIMxCLK and TIMxMSK inputs can be used only in the external clock modes: refer to the External Clock Source Mode 1 and External Clock Source Mode 2 sections for details concerning their use. 8.1.1 Time-base unit The main block of the general purpose timer is a 16-bit counter with its related auto-reload register. The counter can count up, down, or alternate up and down. The counter clock can be divided by a prescaler. The counter, the auto-reload register, and the prescaler register can be written to or read by software. This is true even when the counter is running. The time-base unit includes: ● ● ● Counter register (TIMx_CNT) Prescaler register (TIMx_PSC) Auto-reload register (TIMx_ARR) Some timer registers cannot be directly accessed by software, which instead reads and writes a "buffer register". The internal registers actually used for timer operations are called "shadow registers". The auto-reload register is buffered. Writing to or reading from the auto-reload register accesses the buffer register. The contents of the buffer register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload buffer enable bit (TIM_ARBE) in the TIMx_CR1 register. The update event is generated when both the counter reaches the overflow (or underflow when down-counting) and when the TIM_UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software. Update event generation is described in detail for each configuration. The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (TIM_CEN) in the TIMx_CR1 register is set. Refer also to the slave mode controller description in the Timers and External Trigger Synchronization section to get more details on counter enabling. Note that the actual counter enable signal CNT_EN is set one clock cycle after TIM_CEN. 82/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Note: General-purpose timers When the STM32W108 enters debug mode and the ARM® Cortex-M3 core is halted, the counters continue to run normally. Prescaler The prescaler can divide the counter clock frequency by power of two from 1 through 32768. It is based on a 16-bit counter controlled through the 4-bit TIM_PSCEXP bit field in the TIMx_PSC register. The factor by which the counter is divided is two raised to the power TIM_PSCEXP (2TIM_PSCEXP). It can be changed on the fly as this control register is buffered. The new prescaler ratio is used starting at the next update event. Figure 11 gives an example of the counter behavior when the prescaler ratio is changed on the fly. Figure 11. Counter timing diagram with prescaler division change from 1 to 4 8.1.2 Counter modes Up-counting mode In up-counting mode, the counter counts from 0 to the auto-reload value (contents of the TIMx_ARR register), then restarts from 0 and generates a counter overflow event. An update event can be generated at each counter overflow, by setting the TIM_UG bit in the TIMx_EGR register, or by using the slave mode controller. Software can disable the update event by setting the TIM_UDIS bit in the TIMx_CR1 register, to avoid updating the shadow registers while writing new values in the buffer registers. No update event will occur until the TIM_UDIS bit is written to 0. Both the counter and the prescalar counter restart from 0, but the prescale rate does not change. In addition, if the TIM_URS bit in the TIMx_CR1 register is set, setting the TIM_UG bit generates an update event but without setting the INT_TIMUIF flag. Thus no interrupt request is sent. This avoids generating both update and capture interrupts when clearing the counter on the capture event. Doc ID 16252 Rev 2 83/179 General-purpose timers STM32W108CB, STM32W108HB When an update event occurs, the update flag (the INT_TIMUIF bit in the INT_TIMxFLAG register) is set (unless TIM_USR is 1) and the following registers are updated: ● ● The buffer of the prescaler is reloaded with the buffer value (contents of the TIMx_PSC register). The auto-reload shadow register is updated with the buffer value (TIMx_ARR). Figure 12, Figure 13, Figure 14, and Figure 15 show some examples of the counter behavior for different clock frequencies when TIMx_ARR = 0x36. Figure 12. Counter timing diagram, internal clock divided by 1 Figure 13. Counter timing diagram, internal clock divided by 4 84/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers Figure 14. Counter timing diagram, update event when TIM_ARBE = 0 (TIMx_ARR not buffered) Figure 15. Counter timing diagram, update event when TIM_ARBE = 1 (TIMx_ARR buffered) Down-counting mode In down-counting mode, the counter counts from the auto-reload value (contents of the TIMx_ARR register) down to 0, then restarts from the auto-reload value and generates a counter underflow event. An update event can be generated at each counter underflow, by setting the TIM_UG bit in the TIMx_EGR register, or by using the slave mode controller). Software can disable the update event by setting the TIM_UDIS bit in the TIMx_CR1 register, to avoid updating the shadow registers while writing new values in the buffer registers. No update event occurs until the TIM_UDIS bit is written to 0. However, the counter restarts from the current autoreload value, whereas the prescalar's counter restarts from 0, but the prescale rate doesn't change. Doc ID 16252 Rev 2 85/179 General-purpose timers STM32W108CB, STM32W108HB In addition, if the TIM_URS bit in the TIMx_CR1 register is set, setting the TIM_UG bit generates an update event, but without setting the INT_TIMUIF flag. Thus no interrupt request is sent. This avoids generating both update and capture interrupts when clearing the counter on the capture event. When an update event occurs, the update flag (the INT_TIMUIF bit in the INT_TIMxFLAG register) is set (unless TIM_USR is 1) and the following registers are updated: ● ● The prescaler shadow register is reloaded with the buffer value (contents of the TIMx_PSC register). The auto-reload active register is updated with the buffer value (contents of the TIMx_ARR register). The auto-reload is updated before the counter is reloaded, so that the next period is the expected one. Figure 16 and Figure 17 show some examples of the counter behavior for different clock frequencies when TIMx_ARR = 0x36. Figure 16. Counter timing diagram, internal clock divided by 1 Figure 17. Counter timing diagram, internal clock divided by 4 Center-aligned mode (up/down counting) In center-aligned mode, the counter counts from 0 to the auto-reload value (contents of the TIMx_ARR register) - 1 and generates a counter overflow event, then counts from the autoreload value down to 1 and generates a counter underflow event. Then it restarts counting from 0. In this mode, the direction bit (TIM_DIR in the TIMx_CR1 register) cannot be written. It is updated by hardware and gives the current direction of the counter. 86/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers The update event can be generated at each counter overflow and at each counter underflow. Setting the TIM_UG bit in the TIMx_EGR register by software or by using the slave mode controller also generates an update event. In this case, the both the counter and the prescalar's counter restart counting from 0. Software can disable the update event by setting the TIM_UDIS bit in the TIMx_CR1 register. This avoids updating the shadow registers while writing new values in the buffer registers. Then no update event occurs until the TIM_UDIS bit has been written to 0. However, the counter continues counting up and down, based on the current auto-reload value. In addition, if the TIM_URS bit in the TIMx_CR1 register is set, setting the TIM_UG bit generates an update event, but without setting the INT_TIMUIF flag. Thus no interrupt request is sent. This avoids generating both update and capture interrupt when clearing the counter on the capture event. When an update event occurs, the update flag (the INT_TIMUIF bit in the INT_TIMxFLAG register) is set (unless TIM_USR is 1) and the following registers are updated: ● ● The prescaler shadow register is reloaded with the buffer value (contents of the TIMx_PSC register). The auto-reload active register is updated with the buffer value (contents of the TIMx_ARR register). If the update source is a counter overflow, the auto-reload is updated before the counter is reloaded, so that the next period is the expected one. The counter is loaded with the new value. The following figures show some examples of the counter behavior for different clock frequencies. Figure 18. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6 Doc ID 16252 Rev 2 87/179 General-purpose timers STM32W108CB, STM32W108HB Figure 19. Counter timing diagram, update event with TIM_ARBE = 1 (counter underflow) Figure 20. Counter timing diagram, update event with TIM_ARBE = 1 (counter overflow) 8.1.3 Clock selection The counter clock can be provided by the following clock sources: ● ● ● ● Internal clock (PCLK) External clock mode 1: external input pin (TIy) External clock mode 2: external trigger input (ETR) Internal trigger input (ITR0): using the other timer as prescaler. Refer to the Using one timer as prescaler for the other timer for more details. 88/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers Internal clock source (CK_INT) The internal clock is selected when the slave mode controller is disabled (TIM_SMS = 000 in the TIMx_SMCR register). In this mode, the TIM_CEN, TIM_DIR (in the TIMx_CR1 register), and TIM_UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software, except for TIM_UG, which remains cleared automatically. As soon as the TIM_CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT. Figure 21 shows the behavior of the control circuit and the up-counter in normal mode, without prescaling. Figure 21. Control circuit in Normal mode, internal clock divided by 1 External clock source mode 1 This mode is selected when TIM_SMS = 111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input. Figure 22. TI2 external clock connection example For example, to configure the up-counter to count in response to a rising edge on the TI2 input, use the following procedure: 1. 2. Configure channel 2 to detect rising edges on the TI2 input by writing TIM_CC2S = 01 in the TIMx_CCMR1 register. Configure the input filter duration by writing the TIM_IC2F bits in the TIMx_CCMR1 register (if no filter is needed, keep TIM_IC2F = 0000). Doc ID 16252 Rev 2 89/179 General-purpose timers Note: STM32W108CB, STM32W108HB The capture prescaler is not used for triggering, so it does not need to be configured. 3. 4. 5. 6. Select rising edge polarity by writing TIM_CC2P = 0 in the TIMx_CCER register. Configure the timer in external clock mode 1 by writing TIM_SMS = 111 in the TIMx_SMCR register. Select TI2 as the input source by writing TIM_TS = 110 in the TIMx_SMCR register. Enable the counter by writing TIM_CEN = 1 in the TIMx_CR1 register. When a rising edge occurs on TI2, the counter counts once and the INT_TIMTIF flag is set. The delay between the rising edge on TI2 and the actual clock of the counter is due to the resynchronization circuit on the TI2 input. Figure 23. Control Circuit in External Clock Mode 1 External clock source mode 2 This mode is selected by writing TIM_ECE = 1 in the TIMx_SMCR register. The counter can count at each rising or falling edge on the external trigger input ETR. The TIM_EXTRIGSEL bits in the TIMx_OR register select a clock signal that drives ETR, as shown in Table 12. Table 12. TIM_EXTRIGSEL clock signal selection Clock Signal Selection PCLK (peripheral clock). When running from the 24 MHz crystal oscillator, the PCLK frequency is 12 MHz. When the 12M Hz RC oscillator is in use, the frequency is 6 MHz. Calibrated 1 kHz internal RC oscillator Optional 32 kHz clock TIMxCLK pin. If the TIM_CLKMSKEN bit in the TIMx_OR register is set, this signal is AND'ed with the TIMxMSK pin providing a gated clock input. TIM_EXTRIGSEL bits 00 01 10 11 90/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Figure 24 gives an overview of the external trigger input block. Figure 24. External trigger input block General-purpose timers For example, to configure the up-counter to count each 2 rising edges on ETR, use the following procedure: ● ● ● ● ● As no filter is needed in this example, write TIM_ETF = 0000 in the TIMx_SMCR register. Set the prescaler by writing TIM_ETPS = 01 in the TIMx_SMCR register. Select rising edge detection on ETR by writing TIM_ETP = 0 in the TIMx_SMCR register. Enable external clock mode 2 by writing TIM_ECE = 1 in the TIMx_SMCR register. Enable the counter by writing TIM_CEN = 1 in the TIMx_CR1 register. The counter counts once each 2 ETR rising edges. The delay between the rising edge on ETR and the actual clock of the counter is due to the resynchronization circuit on the ETRP signal. Figure 25. Control circuit in external clock mode 2 8.1.4 Capture/compare channels Each capture/compare channel is built around a capture/compare register including a shadow register, an input stage for capture with digital filter, multiplexing and prescaler, and an output stage with comparator and output control. Doc ID 16252 Rev 2 91/179 General-purpose timers STM32W108CB, STM32W108HB Figure 26 gives an overview of one capture/compare channel. The input stage samples the corresponding TIy input to generate a filtered signal (TIyF). Then an edge detector with polarity selection generates a signal (TIyFPy) which can be used either as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICyPS). Figure 26. Capture/compare channel (example: channel 1 input stage) The output stage generates an intermediate reference signal, OCyREF, which is only used internally. OCyREF is always active high, but it may be inverted to create the output signal, OCy, that controls a GPIO output. Figure 27. Capture/compare channel 1 main circuit 92/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers Figure 28. Output stage of capture/compare channel (channel 1) The capture/compare block is made of a buffer register and a shadow register. Writes and reads always access the buffer register. In capture mode, captures are first written to the shadow register, then copied into the buffer register. In compare mode, the content of the buffer register is copied into the shadow register which is compared to the counter. 8.1.5 Input capture mode In input capture mode, a capture/compare register (TIMx_CCRy) latches the value of the counter after a transition is detected by the corresponding ICy signal. When a capture occurs, the corresponding INT_TIMCCyIF flag in the INT_TIMxFLAG register is set, and an interrupt request is sent if enabled. If a capture occurs when the INT_TIMCCyIF flag is already high, then the missed capture flag INT_TIMMISSCCyIF in the INT_TIMxMISS register is set. INT_TIMCCyIF can be cleared by software writing a 1 to its bit or reading the captured data stored in the TIMx_CCRy register. To clear the INT_TIMMISSCCyIF bit, write a 1 to it. The following example shows how to capture the counter value in the TIMx_CCR1 when the TI1 input rises. ● Select the active input: TIMx_CCR1 must be linked to the TI1 input, so write the TIM_CC1S bits to 01 in the TIMx_CCMR1 register. As soon as TIM_CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only. Program the required input filter duration with respect to the signal connected to the timer, when the input is one of the TIy (ICyF bits in the TIMx_CCMR1 register). Consider a situation in which, when toggling, the input signal is unstable during at most 5 internal clock cycles. The filter duration must be longer than these 5 clock cycles. The transition on TI1 can be validated when 8 consecutive samples with the new level have been detected (sampled at PCLK frequency). To do this, write the TIM_IC1F bits to 0011 in the TIMx_CCMR1 register. Select the edge of the active transition on the TI1 channel by writing the TIM_CC1P bit to 0 in the TIMx_CCER register (rising edge in this case). Program the input prescaler: In this example, the capture is to be performed at each valid transition, so the prescaler is disabled (write the TIM_IC1PS bits to 00 in the TIMx_CCMR1 register). ● ● ● Doc ID 16252 Rev 2 93/179 General-purpose timers ● ● ● STM32W108CB, STM32W108HB Enable capture from the counter into the capture register by setting the TIM_CC1E bit in the TIMx_CCER register. If needed, enable the related interrupt request by setting the INT_TIMCC1IF bit in the INT_TIMxCFG register. When an input capture occurs: – – The TIMx_CCR1 register gets the value of the counter on the active transition. INT_TIMCC1IF flag is set (capture/compare interrupt flag). The missed capture/compare flag INT_TIMMISSCC1IF in INT_TIMxMISS is also set if another capture occurs before the INT_TIMCC1IF flag is cleared. An interrupt may be generated if enabled by the INT_TIMCC1IF bit. – To detect missed captures reliably, read captured data in TIMxCCRy before checking the missed capture/compare flag. This sequence avoids missing a capture that could happen after reading the flag and before reading the data. Note: Software can generate IC interrupt requests by setting the corresponding TIM_CCyG bit in the TIMx_EGR register. 8.1.6 PWM input mode This mode is a particular case of input capture mode. The procedure is the same except: ● ● ● Two ICy signals are mapped on the same TIy input. These two ICy signals are active on edges with opposite polarity. One of the two TIyFP signals is selected as trigger input and the slave mode controller is configured in reset mode. For example, to measure the period in the TIMx_CCR1 register and the duty cycle in the TIMx_CCR2 register of the PWM applied on TI1, use the following procedure depending on CK_INT frequency and prescaler value: ● ● ● ● ● ● ● Select the active input for TIMx_CCR1: write the TIM_CC1S bits to 01 in the TIMx_CCMR1 register (TI1 selected). Select the active polarity for TI1FP1, used both for capture in the TIMx_CCR1 and counter clear, by writing the TIM_CC1P bit to 0 (active on rising edge). Select the active input for TIMx_CCR2by writing the TIM_CC2S bits to 10 in the TIMx_CCMR1 register (TI1 selected). Select the active polarity for TI1FP2 (used for capture in the TIMx_CCR2) by writing the TIM_CC2P bit to 1 (active on falling edge). Select the valid trigger input by writing the TIM_TS bits to 101 in the TIMx_SMCR register (TI1FP1 selected). Configure the slave mode controller in reset mode by writing the TIM_SMS bits to 100 in the TIMx_SMCR register. Enable the captures by writing the TIM_CC1E and TIM_CC2E bits to 1 in the TIMx_CCER register. 94/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Figure 29. PWM input mode timing General-purpose timers 8.1.7 Forced output mode In output mode (CCyS bits = 00 in the TIMx_CCMR1 register), software can force each output compare signal (OCyREF and then OCy) to an active or inactive level independently of any comparison between the output compare register and the counter. To force an output compare signal (OCyREF/OCy) to its active level, write 101 in the TIM_OCyM bits in the corresponding TIMx_CCMR1 register. OCyREF is forced high (OCyREF is always active high) and OCy gets the opposite value to the TIM_CCyP polarity bit. For example, TIM_CCyP = 0 defines OCy as active high, so when OCyREF is active, OCy is also set to a high level. The OCyREF signal can be forced low by writing the TIM_OCyM bits to 100 in the TIMx_CCMR1 register. The comparison between the TIMx_CCRy shadow register and the counter is still performed and allows the INT_TIMxCCRyIF flag to be set. Interrupt requests can be sent accordingly. This is described in Section 8.1.8: Output compare mode on page 95. 8.1.8 Output compare mode This mode is used to control an output waveform or to indicate when a period of time has elapsed. When a match is found between the capture/compare register and the counter, the output compare function: ● Assigns the corresponding output pin to a programmable value defined by the output compare mode (the TIM_OCyM bits in the TIMx_CCMR1 register) and the output polarity (the TIM_CCyP bit in the TIMx_CCER register). The output can remain unchanged (TIM_OCyM = 000), be set active (TIM_OCyM = 001), be set inactive (TIM_OCyM = 010), or can toggle (TIM_OCyM = 011) on the match. Sets a flag in the interrupt flag register (the INT_TIMCCyIF bit in the INT_TIMxFLAG register). Generates an interrupt if the corresponding interrupt mask is set (the TIM_CCyIF bit in the INT_TIMxCFG register). ● ● Doc ID 16252 Rev 2 95/179 General-purpose timers STM32W108CB, STM32W108HB The TIMx_CCRy registers can be programmed with or without buffer registers using the TIM_OCyBE bit in the TIMx_CCMR1 register. In output compare mode, the update event has no effect on OCyREF or the OCy output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in one pulse mode). Procedure: 1. 2. 3. 4. Select the counter clock (internal, external, and prescaler). Write the desired data in the TIMx_ARR and TIMx_CCRy registers. Set the INT_TIMCCyIF bit in INT_TIMxCFG if an interrupt request is to be generated. Select the output mode. For example, you must write TIM_OCyM = 011, TIM_OCyBE = 0, TIM_CCyP = 0 and TIM_CCyE = 1 to toggle the OCy output pin when TIMx_CNT matches TIMx_CCRy, TIMx_CCRy buffer is not used, OCy is enabled and active high. Enable the counter by setting the TIM_CEN bit in the TIMx_CR1 register. 5. To control the output waveform, software can update the TIMx_CCRy register at any time, provided that the buffer register is not enabled (TIM_OCyBE = 0). Otherwise TIMx_CCRy shadow register is updated only at the next update event. An example is given in Figure 30. Figure 30. Output compare mode, toggle on OC1 8.1.9 PWM mode Pulse width modulation mode allows you to generate a signal with a frequency determined by the value of the TIMx_ARR register, and a duty cycle determined by the value of the TIMx_CCRy register. PWM mode can be selected independently on each channel (one PWM per OCy output) by writing 110 (PWM mode 1) or 111 (PWM mode 2) in the TIM_OCyM bits in the TIMx_CCMR1 register. The corresponding buffer register must be enabled by setting the TIM_OCyBE bit in the TIMx_CCMR1 register. Finally, in up-counting or center-aligned mode the auto-reload buffer register must be enabled by setting the TIM_ARBE bit in the TIMx_CR1 register. 96/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers Because the buffer registers are only transferred to the shadow registers when an update event occurs, before starting the counter initialize all the registers by setting the TIM_UG bit in the TIMx_EGR register. OCy polarity is software programmable using the TIM_CCyP bit in the TIMx_CCER register. It can be programmed as active high or active low. OCy output is enabled by the TIM_CCyE bit in the TIMx_CCER register. Refer to the TIMx_CCER register description in the Registers section for more details. In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRy are always compared to determine whether TIMx_CCRy ≤ TIMx_CNT or TIMx_CNT ≤ TIMx_CCRy,depending on the direction of the counter. The OCyREF signal is asserted only: ● ● When the result of the comparison changes, or When the output compare mode (TIM_OCyM bits in the TIMx_CCMR1 register) switches from the "frozen" configuration (no comparison, TIM_OCyM = 000) to one of the PWM modes (TIM_OCyM = 110 or 111). This allows software to force a PWM output to a particular state while the timer is running. The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the TIM_CMS bits in the TIMx_CR1 register. PWM edge-aligned mode: up-counting configuration Up-counting is active when the TIM_DIR bit in the TIMx_CR1 register is low. Refer to Upcounting mode on page 83. The following example uses PWM mode 1. The reference PWM signal OCyREF is high as long as TIMx_CNT < TIMx_CCRy, otherwise it becomes low. If the compare value in TIMx_CCRy is greater than the auto-reload value in TIMx_ARR, then OCyREF is held at 1. If the compare value is 0, then OCyREF is held at 0. Figure 31 shows some edge-aligned PWM waveforms in an example, where TIMx_ARR = 8. Figure 31. Edge-aligned PWM waveforms (ARR = 8) PWM edge-aligned mode: down-counting configuration Down-counting is active when the TIM_DIR bit in the TIMx_CR1 register is high. Refer to Down-counting mode on page 85 for more information. Doc ID 16252 Rev 2 97/179 General-purpose timers STM32W108CB, STM32W108HB In PWM mode 1, the reference signal OCyREF is low as long as TIMx_CNT > TIMx_CCRy, otherwise it becomes high. If the compare value in TIMx_CCRy is greater than the autoreload value in TIMx_ARR, then OCyREF is held at 1. Zero-percent PWM is not possible in this mode. PWM center-aligned mode Center-aligned mode is active except when the TIM_CMS bits in the TIMx_CR1 register are 00 (all configurations where TIM_CMS is non-zero have the same effect on the OCyREF/OCy signals). The compare flag is set when the counter counts up, when it counts down, or when it counts up and down, depending on the TIM_CMS bits configuration. The direction bit (TIM_DIR) in the TIMx_CR1 register is updated by hardware and must not be changed by software. Refer to Center-aligned mode (up/down counting) on page 86 for more information. Figure 32 shows some center-aligned PWM waveforms in an example where: ● ● ● TIMx_ARR = 8, PWM mode is the PWM mode 1, The output compare flag is set when the counter counts down corresponding to the center-aligned mode 1 selected for TIM_CMS = 01 in the TIMx_CR1 register. Figure 32. Center-aligned PWM waveforms (ARR = 8) 98/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Hints on using center-aligned mode: ● General-purpose timers When starting in center-aligned mode, the current up-down configuration is used. This means that the counter counts up or down depending on the value written in the TIM_DIR bit in the TIMx_CR1 register. The TIM_DIR and TIM_CMS bits must not be changed at the same time by the software. Writing to the counter while running in center-aligned mode is not recommended as it can lead to unexpected results. In particular: The direction is not updated the value written to the counter that is greater than the auto-reload value (TIMx_CNT > TIMx_ARR). For example, if the counter was counting up, it continues to count up. The direction is updated if when 0 or the TIMx_ARR value is written to the counter, but no update event is generated. The safest way to use center-aligned mode is to generate an update by software (setting the TIM_UG bit in the TIMx_EGR register) just before starting the counter, and not to write the counter while it is running. ● ● ● ● 8.1.10 One-pulse mode One-pulse mode (OPM) is a special case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay. Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. Select OPM by setting the TIM_OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event. A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be: In up-counting: TIMx_CNT < TIMx_CCRy ≤ TIMx_ARR (in particular, 0 < TIMx_CCRy), In down-counting: TIMx_CNT > TIMx_CCRy. Figure 33. Example of one pulse mode Doc ID 16252 Rev 2 99/179 General-purpose timers STM32W108CB, STM32W108HB For example, to generate a positive pulse on OC1 with a length of tPULSE and after a delay of tDELAY as soon as a rising edge is detected on the TI2 input pin, using TI2FP2 as trigger 1: ● ● ● ● ● Map TI2FP2 on TI2 by writing TIM_IC2S = 01 in the TIMx_CCMR1 register. TI2FP2 must detect a rising edge. Write TIM_CC2P = 0 in the TIMx_CCER register. Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TIM_TS = 110 in the TIMx_SMCR register. TI2FP2 is used to start the counter by writing TIM_SMS to 110 in the TIMx_SMCR register (trigger mode). The OPM waveform is defined: Write the compare registers, taking into account the clock frequency and the counter prescaler. The tDELAY is defined by the value written in the TIMx_CCR1 register. The tPULSE is defined by the difference between the auto-reload value and the compare value (TIMx_ARR - TIMx_CCR1). To build a waveform with a transition from 0 to 1 when a compare match occurs and a transition from 1 to 0 when the counter reaches the auto-reload value, enable PWM mode 2 by writing TIM_OC1M = 111 in the TIMx_CCMR1 register. Optionally, enable the buffer registers by writing TIM_OC1BE = 1 in the TIMx_CCMR1 register and TIM_ARBE in the TIMx_CR1 register. In this case, also write the compare value in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the TIM_UG bit, and wait for external trigger event on TI2. TIM_CC1P is written to 0 in this example. In the example, the TIM_DIR and TIM_CMS bits in the TIMx_CR1 register should be low. Since only one pulse is desired, software should set the TIM_OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0). A special case: OCy fast enable In one-pulse mode, the edge detection on the TIy input sets the TIM_CEN bit, which enables the counter. Then the comparison between the counter and the compare value toggles the output. However, several clock cycles are needed for this operation, and it limits the minimum delay (tDELAY min) achievable. To output a waveform with the minimum delay, set the TIM_OCyFE bit in the TIMx_CCMR1 register. Then OCyREF (and OCy) is forced in response to the stimulus, without taking the comparison into account. Its new level is the same as if a compare match had occurred. TIM_OCyFE acts only if the channel is configured in PWM mode 1 or 2. 8.1.11 Encoder interface mode To select encoder interface mode, write TIM_SMS = 001 in the TIMx_SMCR register to count only TI2 edges, TIM_SMS = 010 to count only TI1 edges, and TIM_SMS = 011 to count both TI1 and TI2 edges. Select the TI1 and TI2 polarity by programming the TIM_CC1P and TIM_CC2P bits in the TIMx_CCER register. If needed, program the input filter as well. The two inputs TI1 and TI2 are used to interface to an incremental encoder (see Table 13). Assuming that it is enabled, (the TIM_CEN bit in the TIMx_CR1 register written to 1) the counter is clocked by each valid transition on TI1FP1 or TI2FP2 (TI1 and TI2 after input filter and polarity selection, TI1FP1 = TI1 if not filtered and not inverted, TI2FP2 = TI2 if not 100/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers filtered and not inverted.) The sequence of transitions of the two inputs is evaluated, and generates count pulses as well as the direction signal. Depending on the sequence, the counter counts up or down, and hardware modifies the TIM_DIR bit in the TIMx_CR1 register accordingly. The TIM_DIR bit is calculated at each transition on any input (TI1 or TI2), whether the counter is counting on TI1 only, TI2 only, or both TI1 and TI2. Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value in the TIMx_ARR register (0 to TIMx_ARR or TIMx_ARR down to 0 depending on the direction), so TIMx_ARR must be configured before starting. In the same way, the capture, compare, prescaler, and trigger output features continue to work as normal. In this mode the counter is modified automatically following the speed and the direction of the incremental encoder, and therefore its contents always represent the encoder's position. The count direction corresponds to the rotation direction of the connected sensor. Table 13 summarizes the possible combinations, assuming TI1 and TI2 do not switch at the same time. Table 13. Active edges Counting direction versus encoder signals Level on opposite signal (TI1FP1 for TI2, TI2FP2 for TI1) High Low High Low High Low TI1FP1 signal Rising Down Up No Count No Count Down Up Falling Up Down No Count No Count Up Down TI2FP2 signal Rising No Count No Count Up Down Up Down Falling No Count No Count Down Up Down Up Counting on TI1 only Counting on TI2 only Counting on TI1 and TI2 An external incremental encoder can be connected directly to the MCU without external interface logic. However, comparators are normally used to convert an encoder's differential outputs to digital signals, and this greatly increases noise immunity. If a third encoder output indicates the mechanical zero (or index) position, it may be connected to an external interrupt input and can trigger a counter reset. Figure 34 gives an example of counter operation, showing count signal generation and direction control. It also shows how input jitter is compensated for when both inputs are used for counting. This might occur if the sensor is positioned near one of the switching points. This example assumes the following configuration: ● ● ● ● ● ● TIM_CC1S = 01 (TIMx_CCMR1 register, IC1FP1 mapped on TI1). TIM_CC2S = 01 (TIMx_CCMR2 register, IC2FP2 mapped on TI2). TIM_CC1P = 0 (TIMx_CCER register, IC1FP1 non-inverted, IC1FP1 = TI1). TIM_CC2P = 0 (TIMx_CCER register, IC2FP2 non-inverted, IC2FP2 = TI2). TIM_SMS = 011 (TIMx_SMCR register, both inputs are active on both rising and falling edges). TIM_CEN = 1 (TIMx_CR1 register, counter is enabled). Doc ID 16252 Rev 2 101/179 General-purpose timers STM32W108CB, STM32W108HB Figure 34. Example of counter operation in encoder interface mode Figure 35 gives an example of counter behavior when IC1FP1 polarity is inverted (same configuration as above except TIM_CC1P = 1). Figure 35. Example of encoder interface mode with IC1FP1 polarity inverted The timer configured in encoder interface mode provides information on a sensor's current position. To obtain dynamic information (speed, acceleration/deceleration), measure the period between two encoder events using a second timer configured in capture mode. The output of the encoder that indicates the mechanical zero can be used for this purpose. Depending on the time between two events, the counter can also be read at regular times. Do this by latching the counter value into a third input capture register. (In this case the capture signal must be periodic and can be generated by another timer). 8.1.12 Timer input XOR function The TIM_TI1S bit in the TIM1_CR2 register allows the input filter of channel 1 to be connected to the output of a XOR gate that combines the three input pins TIMxC2 to TIMxC4. The XOR output can be used with all the timer input functions such as trigger or input capture. It is especially useful to interface to Hall effect sensors. 102/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers 8.1.13 Timers and external trigger synchronization The timers can be synchronized with an external trigger in several modes: reset mode, gated mode, and trigger mode. Slave mode: reset mode Reset mode reinitializes the counter and its prescaler in response to an event on a trigger input. Moreover, if the TIM_URS bit in the TIMx_CR1 register is low, an update event is generated. Then all the buffered registers (TIMx_ARR, TIMx_CCRy) are updated. In the following example, the up-counter is cleared in response to a rising edge on the TI1 input: ● Configure the channel 1 to detect rising edges on TI1: Configure the input filter duration. In this example, no filter is required so TIM_IC1F = 0000. The capture prescaler is not used for triggering, so it is not configured. The TIM_CC1S bits select the input capture source only, TIM_CC1S = 01 in the TIMx_CCMR1 register. Write TIM_CC1P = 0 in the TIMx_CCER register to validate the polarity, and detect rising edges only. Configure the timer in reset mode by writing TIM_SMS = 100 in the TIMx_SMCR register. Select TI1 as the input source by writing TIM_TS = 101 in the TIMx_SMCR register. Start the counter by writing TIM_CEN = 1 in the TIMx_CR1 register. ● ● The counter starts counting on the internal clock, then behaves normally until the TI1 rising edge. When TI1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (the INT_TIMTIF bit in the INT_TIMxFLAG register) and an interrupt request can be sent if enabled (depending on the INT_TIMTIF bit in the INT_TIMxCFG register). Figure 36 shows this behavior when the auto-reload register TIMx_ARR = 0x36. The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on the TI1 input. Figure 36. Control circuit in reset mode Slave mode: gated mode In gated mode the counter is enabled depending on the level of a selected input. In the following example, the up-counter counts only when the TI1 input is low: ● Configure channel 1 to detect low levels on TI1 Configure the input filter duration. In this example, no filter is required, so TIM_IC1F = 0000. The capture prescaler is not used for triggering, so it is not configured. The TIM_CC1S bits select the input capture source only, TIM_CC1S = 01 in the TIMx_CCMR1 register. Write TIM_CC1P = 1 in the TIMx_CCER register to validate the polarity (and detect low level only). Doc ID 16252 Rev 2 103/179 General-purpose timers ● STM32W108CB, STM32W108HB Configure the timer in gated mode by writing TIM_SMS = 101 in the TIMx_SMCR register. Select TI1 as the input source by writing TIM_TS = 101 in the TIMx_SMCR register. Enable the counter by writing TIM_CEN = 1 in the TIMx_CR1 register. In gated mode, the counter does not start if TIM_CEN = 0, regardless of the trigger input level. ● The counter starts counting on the internal clock as long as TI1 is low and stops as soon as TI1 becomes high. The INT_TIMTIF flag in the INT_TIMxFLAG register is set when the counter starts and when it stops. The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on the TI1 input. Figure 37. Control circuit in gated mode Slave mode: trigger mode In trigger mode the counter starts in response to an event on a selected input. In the following example, the up-counter starts in response to a rising edge on the TI2 input: ● Configure channel 2 to detect rising edges on TI2 Configure the input filter duration. In this example, no filter is required so TIM_IC2F = 0000. The capture prescaler is not used for triggering, so it is not configured. The TIM_CC2S bits select the input capture source only, TIM_CC2S = 01 in the TIMx_CCMR1 register. Write TIM_CC2P = 0 in the TIMx_CCER register to validate the polarity and detect high level only. Configure the timer in trigger mode by writing TIM_SMS = 110 in the TIMx_SMCR register. Select TI2 as the input source by writing TIM_TS = 110 in the TIMx_SMCR register. ● When a rising edge occurs on TI2, the counter starts counting on the internal clock and the INT_TIMTIF flag is set. The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on the TI2 input. 104/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Figure 38. Control circuit in trigger mode General-purpose timers Slave mode: external clock mode 2 +trigger mode External clock mode 2 can be used in combination with another slave mode (except external clock mode 1 and encoder mode). In this case, the ETR signal is used as external clock input, and another input can be selected as trigger input when operating in reset mode, gated mode or trigger mode. It is not recommended to select ETR as TRGI through the TIM_TS bits of TIMx_SMCR register. In the following example, the up-counter is incremented at each rising edge of the ETR signal as soon as a rising edge of TI1 occurs: ● Configure the external trigger input circuit by programming the TIMx_SMCR register as follows: – – – TIM_ETF = 0000: no filter. TIM_ETPS = 00: prescaler disabled. TIM_ETP = 0: detection of rising edges on ETR and TIM_ECE = 1 to enable the external clock mode 2. TIM_IC1F = 0000: no filter. The capture prescaler is not used for triggering and does not need to be configured. TIM_CC1S = 01in the TIMx_CCMR1 register to select only the input capture source. TIM_CC1P = 0 in the TIMx_CCER register to validate the polarity (and detect rising edge only). ● Configure the channel 1 as follows, to detect rising edges on TI: – – – – ● Configure the timer in trigger mode by writing TIM_SMS = 110 in the TIMx_SMCR register. Select TI1 as the input source by writing TIM_TS = 101 in the TIMx_SMCR register. A rising edge on TI1 enables the counter and sets the INT_TIMTIF flag. The counter then counts on ETR rising edges. The delay between the rising edge of the ETR signal and the actual reset of the counter is due to the resynchronization circuit on ETRP input. Doc ID 16252 Rev 2 105/179 General-purpose timers STM32W108CB, STM32W108HB Figure 39. Control circuit in external clock mode 2 + trigger mode 8.1.14 Timer synchronization The two timers can be linked together internally for timer synchronization or chaining. A timer configured in master mode can reset, start, stop or clock the counter of the other timer configured in slave mode. Figure 40 presents an overview of the trigger selection and the master mode selection blocks. Using one timer as prescaler for the other timer For example, to configure Timer 1 to act as a prescaler for Timer 2 (see Figure 40): ● Configure Timer 1 in master mode so that it outputs a periodic trigger signal on each update event. Writing TIM_MMS = 010 in the TIM1_CR2 register causes a rising edge to be output on TRGO each time an update event is generated. To connect the TRGO output of Timer 1 to Timer 2, configure Timer 2 in slave mode using ITR0 as an internal trigger. Select this through the TIM_TS bits in the TIM2_SMCR register (writing TIM_TS = 000). Put the slave mode controller in external clock mode 1 (write TIM_SMS = 111 in the TIM2_SMCR register). This causes Timer 2 to be clocked by the rising edge of the periodic Timer 1 trigger signal (which corresponds to the Timer 1 counter overflow). Finally both timers must be enabled by setting their respective TIM_CEN bits (TIMx_CR1 register). ● ● ● Note: If OCy is selected on Timer 1 as trigger output (TIM_MMS = 1xx), its rising edge is used to clock the counter of Timer 2. Figure 40. Master/slave timer example 106/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers Using one timer to enable the other timer In this example, the enable of Timer 2 is controlled with the output compare 1 of Timer 1. Refer to Figure 40 for connections. Timer 2 counts on the divided internal clock only when OC1REF of Timer 1 is high. Both counter clock frequencies are divided by 3 by the prescaler compared to CK_INT (fCK_CNT = fCK_INT /3). ● ● ● ● ● ● Configure Timer 1 in master mode to send its Output Compare Reference (OC1REF) signal as trigger output (TIM_MMS = 100 in the TIM1_CR2 register). Configure the Timer 1 OC1REF waveform (TIM1_CCMR1 register). Configure Timer 2 to get the input trigger from Timer 1 (TIM_TS = 000 in the TIM2_SMCR register). Configure Timer 2 in gated mode (TIM_SMS = 101 in the TIM2_SMCR register). Enable Timer 2 by writing 1 in the TIM_CEN bit (TIM2_CR1 register). Start Timer 1 by writing 1 in the TIM_CEN bit (TIM1_CR1 register). Note: The counter 2 clock is not synchronized with counter 1, this mode only affects the Timer 2 counter enable signal. Figure 41. Gating timer 2 with OC1REF of timer 1 In the example in Figure 41, the Timer 2 counter and prescaler are not initialized before being started. So they start counting from their current value. It is possible to start from a given value by resetting both timers before starting Timer 1, then writing the desired value in the timer counters. The timers can easily be reset by software using the TIM_UG bit in the TIMx_EGR registers. The next example, synchronizes Timer 1 and Timer 2. Timer 1 is the master and starts from 0. Timer 2 is the slave and starts from 0xE7. The prescaler ratio is the same for both timers. Timer 2 stops when Timer 1 is disabled by writing 0 to the TIM_CEN bit in the TIM1_CR1 register: ● ● ● ● ● ● Configure Timer 1 in master mode to send its Output Compare Reference (OC1REF) signal as trigger output (TIM_MMS = 100 in the TIM1_CR2 register). Configure the Timer 1 OC1REF waveform (TIM1_CCMR1 register). Configure Timer 2 to get the input trigger from Timer 1 (TIM_TS = 000 in the TIM2_SMCR register). Configure Timer 2 in gated mode (TIM_SMS = 101 in the TIM2_SMCR register). Reset Timer 1 by writing 1 in the TIM_UG bit (TIM1_EGR register). Reset Timer 2 by writing 1 in the TIM_UG bit (TIM2_EGR register). Doc ID 16252 Rev 2 107/179 General-purpose timers ● ● ● ● STM32W108CB, STM32W108HB Initialize Timer 2 to 0xE7 by writing 0xE7 in the Timer 2 counter (TIM2_CNTL). Enable Timer 2 by writing 1 in the TIM_CEN bit (TIM2_CR1 register). Start Timer 1 by writing 1 in the TIM_CEN bit (TIM1_CR1 register). Stop Timer 1 by writing 0 in the TIM_CEN bit (TIM1_CR1 register). Figure 42. Gating timer 2 with enable of timer 1 Using one timer to start the other timer In this example, the enable of Timer 2 is set with the update event of Timer 1. Refer to Figure 40 for connections. Timer 2 starts counting from its current value (which can be nonzero) on the divided internal clock as soon as Timer 1 generates the update event. When Timer 2 receives the trigger signal its TIM_CEN bit is automatically set and the counter counts until 0 is written to the TIM_CEN bit in the TIM2_CR1 register. Both counter clock frequencies are divided by 3 by the prescaler compared to CK_INT (fCK_CNT = fCK_INT/3). ● ● ● ● ● Configure Timer 1 in master mode to send its update event as trigger output (TIM_MMS = 010 in the TIM1_CR2 register). Configure the Timer 1 period (TIM1_ARR register). Configure Timer 2 to get the input trigger from Timer 1 (TIM_TS = 000 in the TIM2_SMCR register). Configure Timer 2 in trigger mode (TIM_SMS = 110 in the TIM2_SMCR register). Start Timer 1: Write 1 in the TIM_CEN bit (TIM1_CR1 register). 108/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Figure 43. Triggering timer 2 with update of timer 1 General-purpose timers As in the previous example, both counters can be initialized before starting counting. Figure 42 shows the behavior with the same configuration shown in Figure 43, but in trigger mode instead of gated mode (TIM_SMS = 110 in the TIM2_SMCR register). Figure 44. Triggering timer 2 with enable of timer 1 Starting both timers synchronously in response to an external trigger This example, sets the enable of Timer 1 when its TI1 input rises, and the enable of Timer 2 with the enable of Timer 1. Refer to Figure 40 for connections. To ensure the counters are aligned, Timer 1 must be configured in master/slave mode (slave with respect to TI1, master with respect to Timer 2): ● ● ● ● Configure Timer 1 in master mode to send its Enable as trigger output (TIM_MMS = 001 in the TIM1_CR2 register). Configure Timer 1 slave mode to get the input trigger from TI1 (TIM_TS = 100 in the TIM1_SMCR register). Configure Timer 1 in trigger mode (TIM_SMS = 110 in the TIM1_SMCR register). Configure the Timer 1 in master/slave mode by writing TIM_MSM = 1 (TIM1_SMCR register). Doc ID 16252 Rev 2 109/179 General-purpose timers ● ● STM32W108CB, STM32W108HB Configure Timer 2 to get the input trigger from Timer 1 (TIM_TS = 000 in the TIM2_SMCR register). Configure Timer 2 in trigger mode (TIM_SMS = 110 in the TIM2_SMCR register). When a rising edge occurs on TI1 (Timer 1), both counters start counting synchronously on the internal clock and both timers' INT_TIMTIF flags are set. Note: In this example both timers are initialized before starting by setting their respective TIM_UG bits. Both counters starts from 0, but an offset can be inserted between them by writing any of the counter registers (TIMx_CNT). The master/slave mode inserts a delay between CNT_EN and CK_PSC on Timer 1. Figure 45. Triggering timer 1 and 2 with timer 1 TI1 input 8.1.15 Timer signal descriptions Table 14. Signal CK_INT CK_PSC ETR ETRF ETRP ICy ICyPS ITR0 Timer signal descriptions Internal/external Internal Internal Internal Internal Internal External Internal Internal Description Internal clock source: connects to STM32W108 peripheral clock (PCLK) in internal clock mode. Input to the clock prescaler. External trigger input (used in external timer mode 2): a clock selected by TIM_EXTRIGSEL in TIMx_OR. External trigger: ETRP after filtering. External trigger: ETR after polarity selection, edge detection and prescaling. Input capture or clock: TIy after filtering and edge detection. Input capture signal after filtering, edge detection and prescaling: input to the capture register. Internal trigger input: connected to the other timer's output, TRGO. 110/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Table 14. Signal OCy OCyREF General-purpose timers Timer signal descriptions (continued) Internal/external External Internal Description Output compare: TIMxCy when used as an output. Same as OCyREF but includes possible polarity inversion. Output compare reference: always active high, but may be inverted to produce OCy. Peripheral clock connects to CK_INT and used to clock input filtering. Its frequency is 12MHz if using the 24MHz crystal oscillator and 6Mhz if using the 12MHz RC oscillator. Timer input: TIMxCy when used as a timer input. Timer input after filtering and polarity selection. Timer channel at a GPIO pin: can be a capture input (ICy) or a compare output (OCy). Clock input (if selected) to the external trigger signal (ETR). Clock mask (if enabled) AND'ed with the other timer's TIMxCLK signal. Trigger input for slave mode controller. PCLK TIy TIyFPy TIMxCy TIMxCLK TIMxMSK TRGI External Internal Internal Internal External External Internal 8.2 Interrupts Each timer has its own ARM® Cortex-M3 vectored interrupt with programmable priority. Writing 1 to the INT_TIMx bit in the INT_CFGSET register enables the TIMx interrupt, and writing 1 to the INT_TIMx bit in the INT_CFGCLR register disables it. Section 10: Interrupts on page 143 describes the interrupt system in detail. Several kinds of timer events can generate a timer interrupt, and each has a status flag in the INT_TIMxFLAG register to identify the reason(s) for the interrupt: ● ● ● INT_TIMTIF - set by a rising edge on an external trigger, either edge in gated mode INT_TIMCCRyIF -set by a channel y input capture or output compare event INT_TIMUIF - set by an update event Clear bits in INT_TIMxFLAG by writing a 1 to their bit position. When a channel is in capture mode, reading the TIMx_CCRy register will also clear the INT_TIMCCRyIF bit. The INT_TIMxCFG register controls whether or not the INT_TIMxFLAG bits actually request an ARM® Cortex-M3 timer interrupt. Only the events whose bits are set to 1 in INT_TIMxCFG can do so. If an input capture or output compare event occurs and its INT_TIMMISSCCyIF is already set, the corresponding capture/compare missed flag is set in the INT_TMRxMISS register. Clear a bit in the INT_TMRxMISS register by writing a 1 to it. Doc ID 16252 Rev 2 111/179 General-purpose timers STM32W108CB, STM32W108HB 8.3 8.3.1 General-purpose timer (1 and 2) registers Timer x control register 1 (TIMx_CR1) Address offset: 0xE000 (TIM1) and 0xF000 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 TIM_A RBE rw 6 rw 5 rw 4 TIM_D IR rw rw 3 TIM_O PM rw rw 2 TIM_U RS rw rw 1 TIM_U DIS rw rw 0 TIM_C EN rw TIM_CMS rw rw rw rw rw rw rw rw rw rw rw [7] TIM_ARBE: Auto-Reload Buffer Enable 0: TIMx_ARR register is not buffered. 1: TIMx_ARR register is buffered. [6:5] TIM_CMS: Center-aligned Mode Selection 00: Edge-aligned mode. The counter counts up or down depending on the direction bit (TIM_DIR). 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of configured output channels (TIM_CCyS=00 in TIMx_CCMRy register) are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of configured output channels (TIM_CCyS=00 in TIMx_CCMRy register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of configured output channels (TIM_CCyS=00 in TIMx_CCMRy register) are set both when the counter is counting up or down. Note: Software may not switch from edge-aligned mode to center-aligned mode when the counter is enabled (TIM_CEN=1). [4] TIM_DIR: Direction 0: Counter used as up-counter. 1: Counter used as down-counter. [3] TIM_OPM: One Pulse Mode 0: Counter does not stop counting at the next update event. 1: Counter stops counting at the next update event (and clears the bit TIM_CEN). [2] TIM_URS: Update Request Source 0: When enabled, update interrupt requests are sent as soon as registers are updated (counter overflow/underflow, setting the TIM_UG bit, or update generation through the slave mode controller). 1: When enabled, update interrupt requests are sent only when the counter reaches overflow or underflow. 112/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [1] TIM_UDIS: Update Disable 0: An update event is generated as soon as a counter overflow occurs, a software update is generated, or a hardware reset is generated by the slave mode controller. Shadow registers are then loaded with their buffer register values. 1: An update event is not generated and shadow registers keep their value (TIMx_ARR, TIMx_PSC, TIMx_CCRy). The counter and the prescaler are reinitialized if the TIM_UG bit is set or if a hardware reset is received from the slave mode controller. [0] TIM_CEN: Counter Enable 0: Counter disabled. 1: Counter enabled. Note: External clock, gated mode and encoder mode can work only if the TIM_CEN bit has been previously set by software. Trigger mode sets the TIM_CEN bit automatically through hardware. 8.3.2 Timer x control register 2 (TIMx_CR2) Address offset: 0xE004 (TIM1) and 0xF004 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 TIM_TI 1S rw 6 rw 5 TIM_MMS rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [7] TIM_TI1S: TI1 Selection 0: TI1M (input of the digital filter) is connected to TI1 input. 1: TI1M is connected to the TI_HALL inputs (XOR combination). Doc ID 16252 Rev 2 113/179 General-purpose timers STM32W108CB, STM32W108HB [6:4] TIM_MMS: Master Mode Selection This selects the information to be sent in master mode to a slave timer for synchronization using the trigger output (TRGO). 000: Reset - the TIM_UG bit in the TMRx_EGR register is trigger output. If the reset is generated by the trigger input (slave mode controller configured in reset mode), then the signal on TRGO is delayed compared to the actual reset. 001: Enable - counter enable signal CNT_EN is trigger output. This mode is used to start both timers at the same time or to control a window in which a slave timer is enabled. The counter enable signal is generated by either the TIM_CEN control bit or the trigger input when configured in gated mode. When the counter enable signal is controlled by the trigger input there is a delay on TRGO except if the master/slave mode is selected (see the TIM_MSM bit description in TMRx_SMCR register). 010: Update - update event is trigger output. This mode allows a master timer to be a prescaler for a slave timer. 011: Compare Pulse. The trigger output sends a positive pulse when the TIM_CC1IF flag is to be set (even if it was already high) as soon as a capture or a compare match occurs. 100: Compare - OC1REF signal is trigger output. 101: Compare - OC2REF signal is trigger output. 110: Compare - OC3REF signal is trigger output. 111: Compare - OC4REF signal is trigger output. 8.3.3 Timer x slave mode control register (TIMx_SMCR) Address offset: 0xE008 (TIM1) and 0xF008 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 TIM_E TP rw rw 14 TIM_E CE rw rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 TIM_M SM rw 6 rw 5 TIM_TS rw 4 rw 3 rw 2 rw 1 TIM_SMS rw 0 TIM_ETPS rw rw rw TIM_ETF rw rw rw rw rw rw rw rw rw rw rw 114/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [15] TIM_ETP: External Trigger Polarity This bit selects whether ETR or the inverse of ETR is used for trigger operations. 0: ETR is non-inverted, active at a high level or rising edge. 1: ETR is inverted, active at a low level or falling edge. [14] TIM_ECE: External Clock Enable This bit enables external clock mode 2. 0: External clock mode 2 disabled. 1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal. Note: Setting the TIM_ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (TIM_SMS=111 and TIM_TS=111). It is possible to use this mode simultaneously with the following slave modes: reset mode, gated mode and trigger mode. TRGI must not be connected to ETRF in this case (the TIM_TS bits must not be 111). If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input will be ETRF. [13:12] TIM_ETPS: External Trigger Prescaler External trigger signal ETRP frequency must be at most 1/4 of CK frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful with fast external clocks. 00: ETRP prescaler off. 01: Divide ETRP frequency by 2. 10: Divide ETRP frequency by 4. 11: Divide ETRP frequency by 8. [11:8] TIM_ETF: External Trigger Filter This defines the frequency used to sample the ETRP signal, Fsampling, and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N events are needed to validate a transition on the output: 0000: Fsampling=PCLK, no filtering.1111: Fsampling=PCLK/32, N=8. 0001: Fsampling=PCLK, N=2.1110: Fsampling=PCLK/32, N=6. 0010: Fsampling=PCLK, N=4.1101: Fsampling=PCLK/32, N=5. 0011: Fsampling=PCLK, N=8.1100: Fsampling=PCLK/16, N=8. 0100: Fsampling=PCLK/2, N=6.1011: Fsampling=PCLK/16, N=6. 0101: Fsampling=PCLK/2, N=8.1010: Fsampling=PCLK/16, N=5. 0110: Fsampling=PCLK/4, N=6.1001: Fsampling=PCLK/8, N=8. 0111: Fsampling=PCLK/4, N=8.1000: Fsampling=PCLK/8, N=6. Note: PCLK is 12 MHz when the STM32W108 is using the 24 MHz crystal oscillator, and 6 MHz if using the 12 MHz RC oscillator. Doc ID 16252 Rev 2 115/179 General-purpose timers STM32W108CB, STM32W108HB [7] TIM_MSM: Master/Slave Mode 0: No action. 1: The effect of an event on the trigger input (TRGI) is delayed to allow exact synchronization between the current timer and the slave (through TRGO). It is useful for synchronizing timers on a single external event. [6:4] TIM_TS: Trigger Selection This bit field selects the trigger input used to synchronize the counter. 000 : Internal Trigger 0 (ITR0). 100 : TI1 Edge Detector (TI1F_ED). 101 : Filtered Timer Input 1 (TI1FP1). 110 : Filtered Timer Input 2 (TI2FP2). 111 : External Trigger input (ETRF). Note: These bits must be changed only when they are not used (when TIM_SMS=000) to avoid detecting spurious edges during the transition. [2:0] TIM_SMS: Slave Mode Selection When external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input. 000: Slave mode disabled. If TIM_CEN = 1 then the prescaler is clocked directly by the internal clock. 001: Encoder mode 1. Counter counts up/down on TI1FP1 edge depending on TI2FP2 level. 010: Encoder mode 2. Counter counts up/down on TI2FP2 edge depending on TI1FP1 level. 011: Encoder mode 3. Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. 100: Reset Mode. Rising edge of the selected trigger signal (TRGI) >reinitializes the counter and generates an update of the registers. 101: Gated Mode. The counter clock is enabled when the trigger signal (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both starting and stopping the counter are controlled. 110: Trigger Mode. The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only starting the counter is controlled. 111: External Clock Mode 1. Rising edges of the selected trigger (TRGI) clock the counter. Note: Gated mode must not be used if TI1F_ED is selected as the trigger input (TIM_TS=100). TI1F_ED outputs 1 pulse for each transition on TI1F, whereas gated mode checks the level of the trigger signal. 8.3.4 Timer x event generation register (TIMx_EGR) Address offset: 0xE014 (TIM1) and 0xF014 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 TIM_T G rw 5 rw 4 TIM_C C4G rw 3 TIM_C C3G wo rw 2 TIM_C C2G wo rw 1 TIM_C C1G wo rw 0 TIM_U G wo rw rw rw rw rw rw rw rw rw wo rw wo 116/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [6] TIM_TG: Trigger Generation 0: Does nothing. 1: Sets the TIM_TIF flag in the INT_TIMxFLAG register. [4] TIM_CC4G: Capture/Compare 4 Generation 0: Does nothing. 1: If CC4 configured as output channel: The TIM_CC4IF flag is set. If CC4 configured as input channel: The TIM_CC4IF flag is set. The INT_TIMMISSCC4IF flag is set if the TIM_CC4IF flag was already high. The current value of the counter is captured in TMRx_CCR4 register. [3] TIM_CC3G: Capture/Compare 3 Generation 0: Does nothing. 1: If CC3 configured as output channel: The TIM_CC3IF flag is set. If CC3 configured as input channel: The TIM_CC3IF flag is set. The INT_TIMMISSCC3IF flag is set if the TIM_CC3IF flag was already high. The current value of the counter is captured in TMRx_CCR3 register. [2] TIM_CC2G: Capture/Compare 2 Generation 0: Does nothing. 1: If CC2 configured as output channel: The TIM_CC2IF flag is set. If CC2 configured as input channel: The TIM_CC2IF flag is set. The INT_TIMMISSCC2IF flag is set if the TIM_CC2IF flag was already high. The current value of the counter is captured in TMRx_CCR2 register. [1] TIM_CC1G: Capture/Compare 1 Generation 0: Does nothing. 1: If CC1 configured as output channel: The TIM_CC1IF flag is set. If CC1 configured as input channel: The TIM_CC1IF flag is set. The INT_TIMMISSCC1IF flag is set if the TIM_CC1IF flag was already high. The current value of the counter is captured in TMRx_CCR1 register. [0] TIM_UG: Update Generation 0: Does nothing. 1: Re-initializes the counter and generates an update of the registers. This also clears the prescaler counter but the prescaler ratio is not affected. The counter is cleared if center-aligned mode is selected or if TIM_DIR=0 (up-counting), otherwise it takes the auto-reload value (TMR1_ARR) if TIM_DIR=1 (down-counting). Doc ID 16252 Rev 2 117/179 General-purpose timers STM32W108CB, STM32W108HB 8.3.5 Timer x capture/compare mode register 1 (TIMx_CCMR1) Address offset: 0xE018 (TIM1) and 0xF018 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 TIM_OC2M rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 TIM_OC1M rw 4 rw 3 TIM_O C1BE rw 2 TIM_O C1FE rw 1 rw 0 TIM_O TIM_O C2BE C2FE TIM_IC2PSC rw rw rw TIM_CC2S TIM_IC1F rw rw rw rw rw rw TIM_CC1S TIM_IC2F rw rw rw TIM_IC1PSC rw rw rw rw Timer channels can be programmed as inputs (capture mode) or outputs (compare mode). The direction of channel y is defined by TIM_CCyS in this register. The other bits in this register have different functions in input and in output modes. The TIM_OC* fields only apply to a channel configured as an output (TIM_CCyS = 0), and the TIM_IC* fields only apply to a channel configured as an input (TIM_CCyS > 0). [14:12] TIM_OC2M: Output Compare 2 Mode. (Applies only if TIM_CC2S = 0 Define the behavior of the output reference signal OC2REF from which OC2 derives. OC2REF is active high whereas OC2''s active level depends on the TIM_CC2P bit. 000: Frozen - The comparison between the output compare register TIMx_CCR2 and the counter TIMx_CNT has no effect on the outputs. 001: Set OC2REF to active on match. The OC2REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 2 (TIMx_CCR2) 010: Set OC2REF to inactive on match. OC2REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 2 (TIMx_CCR2). 011: Toggle - OC2REF toggles when TIMx_CNT = TIMx_CCR2. 100: Force OC2REF inactive. 101: Force OC2REF active. 110: PWM mode 1 - In up-counting, OC2REF is active as long as TIMx_CNT < TIMx_CCR2, otherwise OC2REF is inactive. In down-counting, OC2REF is inactive if TIMx_CNT > TIMx_CCR2, otherwise OC2REF is active. 111: PWM mode 2 - In up-counting, OC2REF is inactive if TIMx_CNT < TIMx_CCR2, otherwise OC2REF is active. In down-counting, OC2REF is active if TIMx_CNT > TIMx_CCR2, otherwise it is inactive. Note: In PWM mode 1 or 2, the OC2REF level changes only when the result of the comparison changes or when the output compare mode switches from “frozen” mode to “PWM” mode. [11] TIM_OC2BE: Output Compare 2 Buffer Enable. (Applies only if TIM_CC2S = 0 0: Buffer register for TIMx_CCR2 is disabled. TIMx_CCR2 can be written at anytime, the new value is used by the shadow register immediately. 1: Buffer register for TIMx_CCR2 is enabled. Read/write operations access the buffer register. TIMx_CCR2 buffer value is loaded in the shadow register at each update event. Note: The PWM mode can be used without enabling the buffer register only in one pulse mode (TIM_OPM bit set in the TIMx_CR2 register), otherwise the behavior is undefined. 118/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [10] TIM_OC2FE: Output Compare 2 Fast Enable. (Applies only if TIM_CC2S = 0) This bit speeds the effect of an event on the trigger in input on the OC2 output. 0: OC2 behaves normally depending on the counter and TIM_CCR2 values even when the trigger is ON. The minimum delay to activate OC2 when an edge occurs on the trigger input is 5 clock cycles. 1: An active edge on the trigger input acts like a compare match on the OC2 output. OC2 is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate OC2 output is reduced to 3 clock cycles. TIM_OC2FE acts only if the channel is configured in PWM 1 or PWM 2 mode. [15:12] TIM_IC2F: Input Capture 1 Filter. (Applies only if TIM_CC2S > 0) This defines the frequency used to sample the TI2 input, Fsampling, and the length of the digital filter applied to TI2. The digital filter requires N consecutive samples in the same state before being output. 0000: Fsampling=PCLK, no filtering.1000: Fsampling=PCLK/8, N=6. 0001: Fsampling=PCLK, N=2.1001: Fsampling=PCLK/8, N=8. 0010: Fsampling=PCLK, N=4.1010: Fsampling=PCLK/16, N=5. 0011: Fsampling=PCLK, N=8.1011: Fsampling=PCLK/16, N=6. 0100: Fsampling=PCLK/2, N=6.1100: Fsampling=PCLK/16, N=8. 0101: Fsampling=PCLK/2, N=8.1101: Fsampling=PCLK/32, N=5. 0110: Fsampling=PCLK/4, N=6.1110: Fsampling=PCLK/32, N=6. 0111: Fsampling=PCLK/4, N=8.1111: Fsampling=PCLK/32, N=8. Note: PCLK is 12 MHz when using the 24 MHz crystal oscillator, and 6 MHz using the 12 MHz RC oscillator. [11:10] TIM_IC2PSC: Input Capture 1 Prescaler. (Applies only if TIM_CC2S > 0) 00: No prescaling, capture each time an edge is detected on the capture input. 01: Capture once every 2 events. 10: Capture once every 4 events. 11: Capture once every 6 events. [9:8] TIM_CC2S: Capture / Compare 1 Selection This configures the channel as an output or an input. If an input, it selects the input source. 00: Channel is an output. 01: Channel is an input and is mapped to TI2. 10: Channel is an input and is mapped to TI1. 11: Channel is an input and is mapped to TRGI. This mode requires an internal trigger input selected by the TIM_TS bit in the TIMx_SMCR register. Note: TIM_CC2S may be written only when the channel is off (TIM_CC2E = 0 in the TIMx_CCER register). [6:4] TIM_OC1M: Output Compare 1 Mode. (Applies only if TIM_CC1S = 0) See TIM_OC2M description above. [3] TIM_OC1BE: Output Compare 1 Buffer Enable. (Applies only if TIM_CC1S = 0) See TIM_OC2BE description above. [2] TIM_OC1FE: Output Compare 1 Fast Enable. (Applies only if TIM_CC1S = 0) See TIM_OC2FE description above. [7:4] TIM_IC1F: Input Capture 1 Filter. (Applies only if TIM_CC1S > 0) See TIM_IC2F description above. [3:2] TIM_IC1PSC: Input Capture 1 Prescaler. (Applies only if TIM_CC1S > 0) See TIM_IC2PSC description above. Doc ID 16252 Rev 2 119/179 General-purpose timers STM32W108CB, STM32W108HB [1:0] TIM_CC1S: Capture / Compare 1 Selection This configures the channel as an output or an input. If an input, it selects the input source. 00: Channel is an output. 01: Channel is an input and is mapped to TI1. 10: Channel is an input and is mapped to TI2. 11: Channel is an input and is mapped to TRGI. This requires an internal trigger input selected by the TIM_TS bit in the TIM_SMCR register. Note: TIM_CC1S may be written only when the channel is off (TIM_CC1E = 0 in the TIMx_CCER register). 8.3.6 Timer x capture/compare mode register 2 (TIMx_CCMR2) Address offset: 0xE01C (TIM1) and 0xF01C (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 TIM_OC4M rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 TIM_OC3M rw 4 rw 3 TIM_O C3BE rw 2 TIM_O C3FE rw 1 rw 0 TIM_O TIM_O C4BE C4FE TIM_IC4PSC rw rw rw TIM_CC4S TIM_IC3F rw rw rw rw rw rw TIM_CC3S TIM_IC4F rw rw rw TIM_IC3PSC rw rw rw rw Timer channels can be programmed as inputs (capture mode) or outputs (compare mode). The direction of channel y is defined by TIM_CCyS in this register. The other bits in this register have different functions in input and in output modes. The TIM_OC* fields only apply to a channel configured as an output (TIM_CCyS = 0), and the TIM_IC* fields only apply to a channel configured as an input (TIM_CCyS > 0). 120/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [14:12] TIM_OC4M: Output Compare 4 Mode. (Applies only if TIM_CC4S = 0 Define the behavior of the output reference signal OC4REF from which OC4 derives. OC4REF is active high whereas OC4’s active level depends on the TIM_CC4P bit. 000: Frozen - The comparison between the output compare register TIMx_CCR4 and the counter TIMx_CNT has no effect on the outputs. 001: Set OC4REF to active on match. The OC4REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 4 (TIMx_CCR4) 010: Set OC4REF to inactive on match. OC4REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 4 (TIMx_CCR4). 011: Toggle - OC4REF toggles when TIMx_CNT = TIMx_CCR4. 100: Force OC4REF inactive. 101: Force OC4REF active. 110: PWM mode 1 - In up-counting, OC4REF is active as long as TIMx_CNT < TIMx_CCR4, otherwise OC4REF is inactive. In down-counting, OC4REF is inactive if TIMx_CNT > TIMx_CCR4, otherwise OC4REF is active. 111: PWM mode 2 - In up-counting, OC4REF is inactive if TIMx_CNT < TIMx_CCR4, otherwise OC4REF is active. In down-counting, OC4REF is active if TIMx_CNT > TIMx_CCR4, otherwise it is inactive. Note: In PWM mode 1 or 2, the OC4REF level changes only when the result of the comparison changes or when the output compare mode switches from “frozen” mode to “PWM” mode. [11] TIM_OC4BE: Output Compare 4 Buffer Enable. (Applies only if TIM_CC4S = 0 0: Buffer register for TIMx_CCR4 is disabled. TIMx_CCR4 can be written at anytime, the new value is used by the shadow register immediately. 1: Buffer register for TIMx_CCR4 is enabled. Read/write operations access the buffer register. TIMx_CCR4 buffer value is loaded in the shadow register at each update event. Note: The PWM mode can be used without enabling the buffer register only in one pulse mode (TIM_OPM bit set in the TIMx_CR2 register), otherwise the behavior is undefined. [10] TIM_OC4FE: Output Compare 4 Fast Enable. (Applies only if TIM_CC4S = 0) This bit speeds the effect of an event on the trigger in input on the OC4 output. 0: OC4 behaves normally depending on the counter and TIM_CCR4 values even when the trigger is ON. The minimum delay to activate OC4 when an edge occurs on the trigger input is 5 clock cycles. 1: An active edge on the trigger input acts like a compare match on the OC4 output. OC4 is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate OC4 output is reduced to 3 clock cycles. TIM_OC4FE acts only if the channel is configured in PWM 1 or PWM 2 mode. Doc ID 16252 Rev 2 121/179 General-purpose timers STM32W108CB, STM32W108HB [15:12] TIM_IC4F: Input Capture 1 Filter. (Applies only if TIM_CC4S > 0) This defines the frequency used to sample the TI4 input, Fsampling, and the length of the digital filter applied to TI4. The digital filter requires N consecutive samples in the same state before being output. 0000: Fsampling=PCLK, no filtering.1000: Fsampling=PCLK/8, N=6. 0001: Fsampling=PCLK, N=2.1001: Fsampling=PCLK/8, N=8. 0010: Fsampling=PCLK, N=4.1010: Fsampling=PCLK/16, N=5. 0011: Fsampling=PCLK, N=8.1011: Fsampling=PCLK/16, N=6. 0100: Fsampling=PCLK/2, N=6.1100: Fsampling=PCLK/16, N=8. 0101: Fsampling=PCLK/2, N=8.1101: Fsampling=PCLK/32, N=5. 0110: Fsampling=PCLK/4, N=6.1110: Fsampling=PCLK/32, N=6. 0111: Fsampling=PCLK/4, N=8.1111: Fsampling=PCLK/32, N=8. Note: PCLK is 12 MHz when using the 24 MHz crystal oscillator, and 6 MHz using the 12 MHz RC oscillator. [11:10] TIM_IC4PSC: Input Capture 1 Prescaler. (Applies only if TIM_CC4S > 0) 00: No prescaling, capture each time an edge is detected on the capture input. 01: Capture once every 2 events. 10: Capture once every 4 events. 11: Capture once every 6 events. [9:8] TIM_CC4S: Capture / Compare 1 Selection This configures the channel as an output or an input. If an input, it selects the input source. 00: Channel is an output. 01: Channel is an input and is mapped to TI4. 10: Channel is an input and is mapped to TI3. 11: Channel is an input and is mapped to TRGI. This mode requires an internal trigger input selected by the TIM_TS bit in the TIMx_SMCR register. Note: TIM_CC2S may be written only when the channel is off (TIM_CC2E = 0 in the TIMx_CCER register). [6:4] TIM_OC3M: Output Compare 1 Mode. (Applies only if TIM_CC3S = 0) See TIM_OC4M description above. [3] TIM_OC3BE: Output Compare 3 Buffer Enable. (Applies only if TIM_CC3S = 0) See TIM_OC4BE description above. [2] TIM_OC3FE: Output Compare 3 Fast Enable. (Applies only if TIM_CC3S = 0) See TIM_OC4FE description above. [7:4] TIM_IC3F: Input Capture 1 Filter. (Applies only if TIM_CC3S > 0) See TIM_IC4F description above. [3:2] TIM_IC3PSC: Input Capture 1 Prescaler. (Applies only if TIM_CC3S > 0) See TIM_IC4PSC description above. 122/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [1:0] TIM_CC3S: Capture / Compare 3 Selection This configures the channel as an output or an input. If an input, it selects the input source. 00: Channel is an output. 01: Channel is an input and is mapped to TI3. 10: Channel is an input and is mapped to TI4. 11: Channel is an input and is mapped to TRGI. This requires an internal trigger input selected by the TIM_TS bit in the TIM_SMCR register. Note: TIM_CC3S may be written only when the channel is off (TIM_CC3E = 0 in the TIMx_CCER register). 8.3.7 Timer x capture/compare enable register (TIMx_CCER) Address offset: 0xE020 (TIM1) and 0xF020 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 TIM_C C4P rw 12 TIM_C C4P rw rw 11 rw 10 rw 9 TIM_C C3P rw 8 TIM_C C3P rw rw 7 rw 6 rw 5 TIM_C C2P rw 4 TIM_C C2P rw rw 3 rw 2 rw 1 TIM_C C1P rw 0 TIM_C C1P rw rw rw rw rw rw rw rw rw rw rw rw rw [13] TIM_CC4P: Capture/Compare 4 output Polarity If CC4 is configured as an output channel: 0: OC4 is active high. 1: OC4 is active low. If CC4 configured as an input channel: 0: IC4 is not inverted. Capture occurs on a rising edge of IC4. When used as an external trigger, IC4 is not inverted. 0: IC4 is inverted. Capture occurs on a falling edge of IC4. When used as an external trigger, IC4 is inverted. 1: Capture is enabled. [12] TIM_CC4E: Capture/Compare 4 output Enable If CC4 is configured as an output channel: 0: OC4 is disabled. 1: OC4 is enabled. If CC4 configured as an input channel: 0: Capture is disabled. 1: Capture is enabled. [9] TIM_CC3P Refer to the CC4P description above. [8] TIM_CC3E Refer to the CC4E description above. Doc ID 16252 Rev 2 123/179 General-purpose timers STM32W108CB, STM32W108HB [5] TIM_CC2P Refer to the CC4P description above. [4] TIM_CC2E Refer to the CC43 description above. [1] TIM_CC1P Refer to the CC4P description above. [0] TIM_CC1E Refer to the CC4E description above. 8.3.8 Timer x counter register (TIMx_CNT) Address offset: 0xE024 (TIM1) and 0xF024 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 TIM_CNT rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] TIM_CNT: Counter value 8.3.9 Timer x prescaler register (TIMx_PSC) Address offset: 0xE028 (TIM1) and 0xF028 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 TIM_PSC rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3:0] TIM_PSC: Prescaler value The prescaler divides the internal timer clock frequency. The counter clock frequency CK_CNT is equal to fCK_PSC / (2 ^ TIM_PSC). Clock division factors can range from 1 through 32768. The division factor is loaded into the shadow prescaler register at each update event (including when the counter is cleared through TIM_UG bit of TMR1_EGR register or through the trigger controller when configured in reset mode). 124/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers 8.3.10 Timer x auto-reload register (TIMx_ARR) Address offset: 0xE02C (TIM1) and 0xF02C (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 TIM_ARR rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] TIM_ARR: Auto-reload value TIM_ARR is the value to be loaded in the shadow auto-reload register. The auto-reload register is buffered. Writing or reading the auto-reload register accesses the buffer register. The content of the buffer register is transfered in the shadow register permanently or at each update event UEV, depending on the auto-reload buffer enable bit (TIM_ARBE) in TMRx_CR1 register. The update event is sent when the counter reaches the overflow point (or underflow point when down-counting) and if the TIM_UDIS bit equals 0 in the TMRx_CR1 register. It can also be generated by software. The counter is blocked while the auto-reload value is 0. 8.3.11 Timer x capture/compare 1 register (TIMx_CCR1) Address offset: 0xE034 (TIM1) and 0xF034 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 TIM_CCR rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] TIM_CCR: Capture/compare value If the CC1 channel is configured as an output (TIM_CC1S = 0): TIM_CCR1 is the buffer value to be loaded in the actual capture/compare 1 register. It is loaded permanently if the preload feature is not selected in the TMR1_CCMR1 register (bit OC1PE). Otherwise the buffer value is copied to the shadow capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TMR1_CNT and signaled on the OC1 output. If the CC1 channel is configured as an input (TIM_CC1S is not 0): CCR1 is the counter value transferred by the last input capture 1 event (IC1). Doc ID 16252 Rev 2 125/179 General-purpose timers STM32W108CB, STM32W108HB 8.3.12 Timer x capture/compare 2 register (TIMx_CCR2) Address offset: 0xE038 (TIM1) and 0xF038 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 TIM_CCR rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] See description in the TIMx_CCR1 register. 8.3.13 Timer x capture/compare 3 register (TIMx_CCR3) Address offset: 0xE03C (TIM1) and 0xF03C (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 TIM_CCR rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] See description in the TIMx_CCR1 register. 8.3.14 Timer x capture/compare 4 register (TIMx_CCR4) Address offset: 0xE040 (TIM1) and 0xF040 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 TIM_CCR rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [15:0] See description in the TIMx_CCR1 register. 126/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers 8.3.15 Timer 1 option register (TIM1_OR) Address offset: 0xE050 Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 TIM_O RRSV D rw 2 TIM_C LKMS KEN rw rw 1 rw 0 TIM1_EXTRIGS EL rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw [3] TIM_ORRSVD Reserved: this bit must always be set to 0. [2] TIM_CLKMSKEN Enables TIM1MSK when TIM1CLK is selected as the external trigger: 0 = TIM1MSK not used, 1 = TIM1CLK is ANDed with the TIM1MSK input. [1:0] TIM1_EXTRIGSEL Selects the external trigger used in external clock mode 2: 0 = PCLK, 1 = calibrated 1 kHz clock, 2 = 32 kHz reference clock (if available), 3 = TIM1CLK pin. 8.3.16 Timer 2 option register (TIM2_OR) Address offset: 0xF050 Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 TIM_R EMAP C4 rw 6 TIM_R EMAP C3 rw rw 5 rw 4 rw 3 TIM_O RRSV D rw rw 2 TIM_C LKMS KEN rw rw 1 rw 0 TIM_R TIM_R EMAPC EMAP 2 C1 rw rw TIM1_EXTRIGS EL rw rw rw rw rw rw rw rw rw rw rw [7] TIM_REMAPC4 Selects the GPIO used for TIM2_CH4: 0 = PA2, 1 = PB4. [6] TIM_REMAPC3 Selects the GPIO used for TIM2_CH3: 0 = PA1, 1 = PB3. [5] TIM_REMAPC2 Selects the GPIO used for TIM2_CH2: 0 = PA3, 1 = PB2. [4] TIM_REMAPC1 Selects the GPIO used for TIM2_CH1: 0 = PA0, 1 = PB1. Doc ID 16252 Rev 2 127/179 General-purpose timers STM32W108CB, STM32W108HB [3] TIM_ORRSVD Reserved: this bit must always be set to 0. [2] TIM_CLKMSKEN Enables TIM2MSK when TIM2CLK is selected as the external trigger: 0 = TIM2MSK not used, 1 = TIM2CLK is ANDed with the TIM2MSK input. [1:0] TIM1_EXTRIGSEL Selects the external trigger used in external clock mode 2: 0 = PCLK, 1 = calibrated 1 kHz clock, 2 = 32 kHz reference clock (if available), 3 = TIM2CLK pin. 8.3.17 Timer x interrupt configuration register (INT_TIMxCFG) Address offset: 0xA840 (TIM1) and 0xA844 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 INT_TI MTIF rw 5 rw 4 INT_T IMCC 4IF rw 3 INT_TI MCC3I F rw rw 2 INT_TI MCC2I F rw rw 1 INT_TI MCC1I F rw rw 0 INT_TI MUIF rw rw rw rw rw rw rw rw rw rw rw rw rw [6] INT_TIMTIF: Trigger interrupt enable. [4] INT_TIMCC4IF: Capture or compare 4 interrupt enable. [3] INT_TIMCC3IF: Capture or compare 3 interrupt enable. [2] INT_TIMCC2IF: Capture or compare 2 interrupt enable. [1] INT_TIMCC1IF: Capture or compare 1 interrupt enable. [0] INT_TIMUIF: Update interrupt enable. 8.3.18 Timer x interrupt flag register (INT_TIMxFLAG) Address offset: 0xA800 (TIM1) and 0xA804 (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 INT_TI MTIF rw 5 rw 4 INT_T IMCC 4IF rw 3 INT_TI MCC3I F rw rw 2 INT_TI MCC2I F rw rw 1 INT_TI MCC1I F rw rw 0 INT_TI MUIF rw INT_TIMRSVD rw rw rw ro rw rw rw rw rw 128/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB General-purpose timers [12:9] INT_TIMRSVD: May change during normal operation. [6] INT_TIMTIF: Trigger interrupt. [4] INT_TIMCC4IF: Capture or compare 4 interrupt pending. [3] INT_TIMCC3IF: Capture or compare 3 interrupt pending. [2] INT_TIMCC2IF: Capture or compare 2 interrupt pending. [1] INT_TIMCC1IF: Capture or compare 1 interrupt pending. [0] INT_TIMUIF: Update interrupt pending. 8.3.19 Timer x missed interrupt register (INT_TIMxMISS) Address offset: 0xA818 (TIM1) and 0xA81C (TIM2) Reset value: 0x0000 0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 rw 15 rw 14 rw 13 rw 12 rw 11 rw 10 rw 9 rw 8 rw 7 rw 6 rw 5 rw 4 rw 3 rw 2 rw 1 rw 0 INT_TI INT_TI INT_TI INT_TI MMIS MMIS MMIS MMISS SCC4I SCC3I SCC2I CC1IF F F F rw rw rw rw rw rw rw rw rw INT_TIMMISSRSVD ro [12] INT_TIMMISSCC4IF: Capture or compare 4 interrupt missed. [11] INT_TIMMISSCC3IF: Capture or compare 3 interrupt missed. [10] INT_TIMMISSCC2IF: Capture or compare 2 interrupt missed. [9] INT_TIMMISSCC1IF: Capture or compare 1 interrupt missed. [6:0] INT_TIMMISSRSVD: May change during normal operation. Doc ID 16252 Rev 2 129/179 Analog-to-digital converter STM32W108CB, STM32W108HB 9 Analog-to-digital converter The STM32W108 ADC is a first-order sigma-delta converter with the following features: ● ● ● ● ● ● ● Resolution of up to 12 bits Sample times as fast as 5.33 µs (188 kHz) Differential and single-ended conversions from six external and four internal sources Two voltage ranges (differential): -VREF to +VREF, and –VDD_PADS to +VDD_PADS Choice of internal or external VREF: internal VREF may be output Digital offset and gain correction Dedicated DMA channel with one-shot and continuous operating modes ADC block diagram shows the basic ADC structure. Figure 46. ADC block diagram While the ADC Module supports both single-ended and differential inputs, the ADC input stage always operates in differential mode. Single-ended conversions are performed by connecting one of the differential inputs to VREF/2 while fully differential operation uses two external inputs. 130/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Analog-to-digital converter 9.1 9.1.1 Functional description Setup and configuration To use the ADC follow this procedure, described in more detail in the next sections: ● ● ● ● ● ● Configure any GPIO pins to be used by the ADC in analog mode. Configure the voltage reference (internal or external). Set the offset and gain values. Reset the ADC DMA, define the DMA buffer, and start the DMA in the proper transfer mode. If interrupts will be used, configure the primary ADC interrupt and specific mask bits. Write the ADC configuration register to define the inputs, voltage range, sample time, and start the conversions. 9.1.2 GPIO usage A GPIO pin used by the ADC as an input or voltage reference must be configured in analog mode by writing 0 to its 4-bit field in the proper GPIO_PnCFGH/L register. Note that a GPIO pin in analog mode cannot be used for any digital functions, and software always reads it as 1. Table 15. ADC0 input ADC1 input ADC2 input ADC3 input ADC4 input ADC5 input VREF input or output ADC GPIO pin usage GPIO PB5 PB6 PB7 PC1 PA4 PA5 PB0 Configuration control GPIO_PBCFGH[7:4] GPIO_PBCFGH[11:8] GPIO_PBCFGH[15:12] GPIO_PCCFGH[7:4] GPIO_PACFGH[3:0] GPIO_PACFGH[7:4] GPIO_PBCFGH[3:0] Analog Signal See Section 6: General-purpose input/outputs on page 46 for more information about how to configure the GPIO pins. 9.1.3 Voltage reference The ADC voltage reference (VREF), may be internally generated or externally sourced from PB0. If internally generated, it may optionally be output on PB0. To use an external reference, an ST system function must be called after reset and after waking from deep sleep. PB0 must also be configured in analog mode using GPIO_PBCFGH[3:0]. See the STM32W108 HAL documentation for more information on the system functions required to use an external reference. Doc ID 16252 Rev 2 131/179 Analog-to-digital converter STM32W108CB, STM32W108HB 9.1.4 Offset/gain correction When a conversion is complete, the 16-bit converted data is processed by offset/gain correction logic: ● ● The basic ADC conversion result is added to the 16-bit signed (two’s complement) value of the ADC offset register (ADC_OFFSET). The offset-corrected data is multiplied by the 16-bit ADC gain register, ADC_GAIN, to produce a 16-bit signed result. If the product is greater than 0x7FFF (32767), or less than 0x8000 (-32768), it is limited to that value and the INT_ADCSAT bit is set in the INT_ADCFLAG register. ADC_GAIN is an unsigned scaled 16-bit value: ADC_GAIN[15] is the integer part of the gain factor and ADC_GAIN[14:0] is the fractional part. As a result, ADC_GAIN values can represent gain factors from 0 through (2 – 2-15). Reset initializes the offset to zero (ADC_OFFSET = 0) and gain factor to one (ADC_GAIN = 0x8000). 9.1.5 DMA The ADC DMA channel writes converted data, which incorporates the offset/gain correction, into a DMA buffer in RAM. The ADC DMA buffer is defined by two registers: ● ● ADC_DMABEG is the start address of the buffer and must be even. ADC_DMASIZE specifies the size of the buffer in 16-bit samples, or half its length in bytes. To prepare the DMA channel for operation, reset it by writing the ADC_DMARST bit in the ADC_DMACFG register, then start the DMA in either linear or auto wrap mode by setting the ADC_DMALOAD bit in the ADC_DMACFG register. The ADC_DMAAUTOWRAP bit in the ADC_DMACFG register selects the DMA mode: 0 for linear mode, 1 for auto wrap mode. ● In linear mode the DMA writes to the buffer until the number of samples given by ADC_DMASIZE has been output. Then the DMA stops and sets the INT_ADCULDFULL bit in the INT_ADCFLAG register. If another ADC conversion completes before the DMA is reset or the ADC is disabled, the INT_ADCOVF bit in the INT_ADCFLAG register is set. In auto wrap mode the DMA writes to the buffer until it reaches the end, then resets its pointer to the start of the buffer and continues writing samples. The DMA transfers continue until the ADC is disabled or the DMA is reset. ● When the DMA fills the lower and upper halves of the buffer, it sets the INT_ADCULDHALF and INT_ADCULDFULL bits, respectively, in the INT_ADCFLAG register. The current location to which the DMA is writing can also be determined by reading the ADC_DMACUR register. 9.1.6 ADC configuration register The ADC configuration register (ADC_CFG) sets up most of the ADC operating parameters. 132/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Analog-to-digital converter Input The analog input of the ADC can be chosen from various sources. The analog input is configured with the ADC_MUXP and ADC_MUXN bits within the ADC_CFG register. Table 16 shows the possible input selections. Table 16. ADC inputs GPIO pin PB5 PB6 PB7 PC0 PA4 PA5 Purpose ADC_MUXn (1) Analog source at ADC 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 ADC0 ADC1 ADC2 ADC3 ADC4 ADC5 No connection No connection GND VREF/2 VREF 1V8 VREG/2 No connection No connection No connection No connection Internal connection Calibration Internal connection Calibration Internal connection Calibration Internal connection Supply monitoring and calibration 1. Denotes bits ADC_MUXP or ADC_MUXN in register ADC_CFG. Table 17 shows the typical configurations of ADC inputs. Table 17. Typical ADC input configurations ADC N input VREF/2 VREF/2 VREF/2 VREF/2 VREF/2 VREF/2 ADC0 ADC2 ADC4 VREF/2 ADC_MUXP 0 1 2 3 4 5 1 3 5 8 ADC_MUXN 9 9 9 9 9 9 0 2 4 9 Purpose Single-ended Single-ended Single-ended Single-ended Single-ended Single-ended Differential Differential Differential Calibration ADC P input ADC0 ADC1 ADC2 ADC3 ADC4 ADC5 ADC1 ADC3 ADC5 GND Doc ID 16252 Rev 2 133/179 Analog-to-digital converter Table 17. STM32W108CB, STM32W108HB Typical ADC input configurations (continued) ADC N input VREF/2 VREF/2 ADC_MUXP 10 11 ADC_MUXN 9 9 Purpose Calibration Calibration ADC P input VREF VDD_PADSA/2 Input range ADC inputs can be routed through input buffers to expand the input voltage range. The input buffers have a fixed 0.25 gain and the converted data is scaled by that factor. With the input buffers disabled the single-ended input range is 0 to VREF and the differential input range is -VREF to +VREF. With the input buffers enabled the single-ended range is 0 to VDD_PADS and the differential range is -VDD_PADS to +VDD_PADS. The input buffers are enabled for the ADC P and N inputs by setting the ADC_HVSELP and ADC_HVSELN bits respectively, in the ADC_CFG register. The ADC accuracy is reduced when the input buffer is selected. Sample time ADC sample time is programmed by selecting the sampling clock and the clocks per sample. ● The sampling clock may be either 1 MHz or 6 MHz. If the ADC_1MHZCLK bit in the ADC_CFG register is clear, the 6 MHz clock is used; if it is set, the 1 MHz clock is selected. The 6 MHz sample clock offers faster conversion times but the ADC resolution is lower than that achieved with the 1 MHz clock. The number of clocks per sample is determined by the ADC_PERIOD bits in the ADC_CFG register. ADC_PERIOD values select from 32 to 4096 sampling clocks in powers of two. Longer sample times produce more significant bits. Regardless of the sample time, converted samples are always 16-bits in size with the significant bits leftaligned within the value. ● Table 18 shows the options for ADC sample times and the significant bits in the conversion results. Table 18. ADC sample times Sample Clocks 32 64 128 256 512 1024 2048 4096 Sample Time (µs) Sample Frequency (kHz) Significant Bits 5 6 7 8 9 10 11 12 ADC_PERIOD 0 1 2 3 4 5 6 7 1 MHz clock 6 MHz clock 1 MHz clock 6 MHz clock 32 64 128 256 512 1024 2048 4096 5.33 10.7 21.3 42.7 85.3 170 341 682 31.3 15.6 7.81 3.91 1.95 0.977 0.488 0.244 188 93.8 46.9 23.4 11.7 5.86 2.93 1.47 134/179 Doc ID 16252 Rev 2 STM32W108CB, STM32W108HB Note: Analog-to-digital converter ADC sample timing is the same whether the STM32W108 is using the 24 MHz crystal oscillator or the 12 MHz high-speed RC oscillator. This facilitates using the ADC soon after the CPU wakes from deep sleep, before switching to the crystal oscillator. 9.1.7 Operation Setting the ADC_EN bit in the ADC_CFG register enables the ADC; once enabled, it performs conversions continuously until it is disabled. If the ADC had previously been disabled, a 21 µs analog startup delay is imposed before the ADC starts conversions. The delay timing is performed in hardware and is simply added to the time until the first conversion result is output. When the ADC is first enabled, and or if any change is made to ADC_CFG after it is enabled, the time until a result is output is double the normal sample time. This is because the ADC’s internal design requires it to discard the first conversion after startup or a configuration change. This is done automatically and is hidden from software except for the longer timing. Switching the processor clock between the RC and crystal oscillator also causes the ADC to go through this startup cycle. If the ADC was newly enabled, the analog delay time is added to the doubled sample time. If the DMA is running when ADC_CFG is modified, the DMA does not stop, so the DMA buffer may contain conversion results from both the old and new configurations. The following procedure illustrates a simple polled method of using the ADC. After completing the procedure, the latest conversion results is available in the location written to by the DMA. This assumes that any GPIOs and the voltage reference have already been configured. 1. 2. 3. Allocate a 16-bit signed variable, for example analogData, to receive the ADC output. (Make sure that analogData is half-word aligned – that is, at an even address.) Disable all ADC interrupts – write 0 to INT_ADCCFG. Set up the DMA to output conversion results to the variable, analogData. Reset the DMA – set the ADC_DMARST bit in ADC_DMACFG. Define a one sample buffer – write analogData’s address to ADC_DMABEG, set ADC_DMASIZE to 1. Write the desired offset and gain correction values to the ADC_OFFSET and ADC_GAIN registers. Start the ADC and the DMA. Write the desired conversion configuration, with the ADC_EN bit set, to ADC_CFG. Clear the ADC buffer full flag – write INT_ADCULDFULL to INT_ADCFLAG. Start the DMA in auto wrap mode – set the ADC_DMAAUTOWRAP and ADC_DMALOAD bits in ADC_DMACFG. Wait until the INT_ADCULDFULL bit is set in INT_ADCFLAG, then read the result from analogData. 4. 5. 6. To convert multiple inputs using this approach, repeat steps 4 through 6, loading the desired input configurations to ADC_CFG in step 5. If the inputs can use the same offset/gain correction, just repeat steps 5 and 6. 9.1.8 Calibration Sampling of internal connections GND, VREF/2, and VREF allow for offset and gain calibration of the ADC in applications where absolute accuracy is important. Measurement of the regulated supply VDD_PADSA provides an accurate means of calibrating the ADC as Doc ID 16252 Rev 2 135/179 Analog-to-digital converter STM32W108CB, STM32W108HB the regulator is factory trimmed to within 40 mV of 1.80 V. Offset and gain correction using VREF or VDD_PADSA reduces both ADC gain errors and reference errors but it is limited by the absolute accuracy of the supply. Correction using VREF is recommended because VREF is calibrated by the ST HAL software against the factory-trimmed VDD_PADSA. The ADC calibrates as a single-ended measurement. Differential signals require correction of both their inputs. Table 19 and Table 20 show the equations used when the input buffer is disabled and enabled, respectively. Equation notes ● ● ● All N are 16-bit numbers. NX is a sampling of the desired analog source. NGND is a sampling of ground. Due to the ADC's internal design, ground does not yield 0x0000 as the conversion result. Instead, ground yields a value closer to 1/4 of the maximum negative 2’s complement — for example, 0xC000 (-16384). NVREF is a sampling of VREF. Due to the ADC's internal design, VREF does not yield the maximum positive 2’s complement 0x7FFF (32767) as the conversion result. Instead, VREF yields a value close to 1/4 of the maximum positive 2’s complement when the input buffer is not selected (for example, 0x4000 (16384)) and yields a value close to 1/4 of the maximum negative 2’s complement when the input buffer is selected (for example, 0xC000 (-16384)). NVREF/2 is a sampling of VREF/2. Due to of the ADC's internal design, VREF/2 yields a value close to 0x0000 when the input buffer is not selected and yields a value closer to 3/8 of the maximum negative 2’s complement when the input buffer is selected (for example, 0xA000 (-24576)). NVDD_PADSA is a sampling of the regulated supply, VDD_PADSA/2.