STM632x, STM682x
5-pin supervisor with watchdog timer and push-button reset
Datasheet - production data
Features
• Precision VCC monitoring of 5, 3.3, 3, or 2.5 V
power supplies
• RST outputs (active low, push-pull or open
drain)
• RST outputs (active high, push-pull)
• Reset pulse width of 1.4 ms, 200 ms and
240 ms (typ.)
• Watchdog timeout period of 1.6 s (typ.)
• Manual reset input (MR)
• Low supply current - 3 µA (typ.)
SOT23-5 (WY)
• Guaranteed RST (RST) assertion down to
VCC = 1.0 V
• Operating temperature: –40 to +85 °C
(industrial grade)
• RoHS compliance
Lead-free components are compliant with the
RoHS directive
Table 1. Device summary
Reset output
Part number
STM632x
STM682x
Watchdog
input
STM6321
Manual
reset input
Active high
(push-pull)
Active low
(open drain)
✔
✔
✔
✔
✔
✔
✔
STM6322
STM6821
✔
✔
STM6822
✔
✔
STM6823
✔
✔
STM6824
✔
STM6825
June 2016
This is information on a product in full production.
Active low
(push-pull)
✔
DocID11110 Rev 13
✔
✔
✔
✔
✔
✔
1/31
www.st.com
Contents
STM632x, STM682x
Contents
1
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.1
2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.1.1
Active low, push-pull reset output (RST) - 6823/6824/6825 . . . . . . . . . . 7
1.1.2
Active low, open drain reset output (RST) - STM6321/6322/6822 . . . . . 7
1.1.3
Push-button reset input (MR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.1.4
Watchdog input (WDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.1.5
Active high reset output (RST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.1
Reset output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.2
Open drain RST output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.3
Push-button reset input (STM6322/6821/6822/6823/6825) . . . . . . . . . . . .11
2.4
Watchdog input (STM6321/6821/6822/6823/6824) . . . . . . . . . . . . . . . . . .11
2.5
Applications information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
2.6
2.5.1
Watchdog input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.5.2
Ensuring a valid reset output down to VCC = 0 V . . . . . . . . . . . . . . . . . . 11
Interfacing to microprocessors with bidirectional reset pins . . . . . . . . . . . 12
3
Typical operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4
Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
5
DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
6
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
6.1
SOT23-5 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
7
Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
8
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
2/31
DocID11110 Rev 13
STM632x, STM682x
List of tables
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Pin function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Operating and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
DC and AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
SOT23-5 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
SOT23-5 carrier tape dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Marking description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
DocID11110 Rev 13
3/31
3
List of figures
STM632x, STM682x
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
4/31
Logic diagram (STM6821/6822/6823) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Logic diagram (STM6321/6322/6824/6825) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
STM6822/6823 SOT23-5 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
STM6821 SOT23-5 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
STM6322/6825 SOT23-5 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
STM6321/6824 SOT23-5 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Block diagram (STM6821/6822/6823) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Block diagram (STM6321/6824) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Block diagram (STM6322/6825) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Hardware hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
STM6321/6322/6822 open drain RST output with multiple supplies . . . . . . . . . . . . . . . . . 10
Ensuring RST valid to VCC = 0, (active low push-pull outputs). . . . . . . . . . . . . . . . . . . . . . 12
Ensuring RST valid to VCC = 0, (active high, push-pull outputs) . . . . . . . . . . . . . . . . . . . . 12
Interfacing to microprocessors with bidirectional reset I/O . . . . . . . . . . . . . . . . . . . . . . . . . 12
VCC-to-reset output delay vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Supply current vs. temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
MR-to-reset output delay vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Normalized power-up trec vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Normalized reset threshold voltage vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Normalized power-up watchdog timeout period . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Voltage output low vs. ISINK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Voltage output high vs. ISOURCE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Maximum transient duration vs. reset threshold overdrive . . . . . . . . . . . . . . . . . . . . . . . . . 17
AC testing input/output waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
MR timing waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Watchdog timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
SOT23-5 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
SOT23-5 carrier tape . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
DocID11110 Rev 13
STM632x, STM682x
1
Description
Description
The STM6xxx supervisors are self-contained devices which provide microprocessor
supervisory functions. A precision voltage reference and comparator monitors the VCC input
for an out-of-tolerance condition. When an invalid VCC condition occurs, the reset output
(RST) is forced low (or high in the case of RST). These devices also offer a watchdog timer
(except for STM6322/6825) and/or a push-button (MR) reset input.
These devices are available in a standard 5-pin SOT23 package.
Figure 1. Logic diagram (STM6821/6822/6823)
VCC
WDI
STM6XXX
MR
VSS
RST (RST)(1)
AI09128
1. For STM6821 only.
Figure 2. Logic diagram (STM6321/6322/6824/6825)
VCC
RST
(1)
(WDI)
MR
STM6XXX
RST
VSS
AI09129
1. For STM6321/6824.
Table 2. Signal names
Name
Function
MR
Push-button reset input
WDI
Watchdog input
RST
Active low reset output
RST
Active high reset output
VCC
Supply voltage
VSS
Ground
DocID11110 Rev 13
5/31
30
Description
STM632x, STM682x
Figure 3. STM6822/6823 SOT23-5 connections
SOT23-5
(1)
RST
VSS
MR
1
2
3
5
VCC
4
WDI
AI09130a
1. Open drain for STM6822.
Figure 4. STM6821 SOT23-5 connections
SOT23-5
RST(1)
VSS
MR
1
2
3
5
4
VCC
WDI
AI12285
1. Push-pull only.
Figure 5. STM6322/6825 SOT23-5 connections
SOT23-5
RST(1)
VSS
RST(2)
1
2
3
5
4
VCC
MR
AI09131a
1. Open drain for STM6322.
2. Push-pull only.
Figure 6. STM6321/6824 SOT23-5 connections
SOT23-5
RST(1)
VSS
RST(2)
1
2
3
5
4
VCC
WDI
AI12286
1. Open drain for STM6321.
2. Push-pull only.
6/31
DocID11110 Rev 13
STM632x, STM682x
Description
1.1
Pin description
1.1.1
Active low, push-pull reset output (RST) - 6823/6824/6825
Pulses low when triggered, and stays low whenever VCC is below the reset threshold or
when MR is a logic low. It remains low for trec after either VCC rises above the reset
threshold, the watchdog triggers a reset, or MR goes from low to high.
1.1.2
Active low, open drain reset output (RST) - STM6321/6322/6822
Pulses low when triggered, and stays low whenever VCC is below the reset threshold or
when MR is a logic low. It remains low for trec after either VCC rises above the reset
threshold, the watchdog triggers a reset, or MR goes from low to high. Connect a pull-up
resistor to supply voltage.
1.1.3
Push-button reset input (MR)
A logic low on MR asserts the reset output. Reset remains asserted as long as MR is low
and for trec after MR returns high. This active low input has an internal 52 kΩ pull-up. It can
be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if
unused.
1.1.4
Watchdog input (WDI)
If WDI remains high or low for at least 1.6 s, the internal watchdog timer expires and reset is
asserted. The internal watchdog timer clears while reset is asserted or when WDI sees
a rising or falling edge. The watchdog function CAN be disabled if WDI is left unconnected
or is connected to a tristate buffer output.
1.1.5
Active high reset output (RST)
Active high, push-pull reset output; inverse of RST.
Table 3. Pin function
Pin
STM6822
STM6823
STM6821
STM6321
STM6322
STM6824
STM6825
Name
Function
1
—
1
1
RST
Active low reset output
3
3
—
4
MR
Push-button reset input
4
4
4
—
WDI
Watchdog Input
—
1
3
3
RST
Active high reset output
5
5
5
5
VCC
Supply voltage
2
2
2
2
VSS
Ground
DocID11110 Rev 13
7/31
30
Description
STM632x, STM682x
Figure 7. Block diagram (STM6821/6822/6823)
:',
WUDQVLWLRQDO
GHWHFWRU
:',
9&&
9&&
:$7&+'2*
7,0(5
9567
&203$5(
WUHF
JHQHUDWRU
567 567
05
$, 9
1. Push-pull for STM6823, open drain for STM6822.
2. Active high (push-pull) for STM6821.
Figure 8. Block diagram (STM6321/6824)
:',
WUDQVLWLRQDO
GHWHFWRU
:',
:$7&+'2*
7,0(5
9&&
9567
&203$5(
WUHF
JHQHUDWRU
567
567
$9
1. Active low (open drain) for STM6321, active low (push-pull) for STM6824.
2. Push-pull only.
Figure 9. Block diagram (STM6322/6825)
9&&
9&&
9567
&203$5(
WUHF
JHQHUDWRU
567
567
05
$,9
1. Active low (open drain) for STM6322, active low (push-pull) for STM6825.
2. Push-pull only.
8/31
DocID11110 Rev 13
STM632x, STM682x
Description
Figure 10. Hardware hookup
9&&
9&&
670;;;
)URPPLFURSURFHVVRU
:',
3XVKEXWWRQ
05
567 567
567
7RPLFURSURFHVVRUUHVHW
7RPLFURSURFHVVRUUHVHW
$, 9
1. For STM6321/6821/6822/6823/6824.
2. For STM6322/6821/6822/6823/6825.
3. For STM6821/ (RST output only).
4. For STM6321/6322/6824/6825 (both RST and RST outputs).
DocID11110 Rev 13
9/31
30
Operation
STM632x, STM682x
2
Operation
2.1
Reset output
The STM6xxx supervisor asserts a reset signal to the MCU whenever VCC goes below the
reset threshold (VRST), a watchdog timeout occurs, or when the push-button reset input
(MR) is taken low. Reset is guaranteed valid for VCC < VRST down to VCC =1 V for
TA = 0 to 85 °C.
During power-up, once VCC exceeds the reset threshold an internal timer keeps reset low
for the reset timeout period, trec. After this interval reset is de-asserted.
Each time RST is asserted, it stays low for at least the reset timeout period (trec). Any time
VCC goes below the reset threshold the internal timer clears. The reset timer starts when
VCC returns above the reset threshold.
2.2
Open drain RST output
The STM6321/6322/6822 have an active low, open drain reset output. This output structure
will sink current when RST is asserted. Connect a pull-up resistor from RST to any supply
voltage up to 6 V (see Figure 11). Select a resistor value large enough to register a logic low,
and small enough to register a logic high while supplying all input current and leakage paths
connected to the reset output line. A 10 kΩ pull-up resistor is sufficient in most applications.
Figure 11. STM6321/6322/6822 open drain RST output with multiple supplies
9
9
9&&
670;;;
9V\VWHP
05
:',
567
567
*1'
$, 9
1. STM6322/6822.
2. STM6321/6822.
3. STM6321/6322.
10/31
DocID11110 Rev 13
STM632x, STM682x
2.3
Operation
Push-button reset input (STM6322/6821/6822/6823/6825)
A logic low on MR asserts reset. Reset remains asserted while MR is low, and for trec (see
Figure 25 on page 19) after it returns high. The MR input has an internal 52 kΩ pull-up
resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic
levels or with open drain/collector outputs. Connect a normally open momentary switch from
MR to GND to create a manual reset function; external debounce circuitry is not required. If
MR is driven from long cables or the device is used in a noisy environment, connect a 0.1
µF capacitor from MR to GND to provide additional noise immunity. MR may float, or be tied
to VCC when not used.
2.4
Watchdog input (STM6321/6821/6822/6823/6824)
The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not
toggle the Watchdog Input (WDI) within tWD (1.6 sec), the reset is asserted. The internal
watchdog timer is cleared by either:
1.
a reset pulse, or
2.
by toggling WDI (high to low or low to high), which can detect pulses as short as 50 ns.
The timer remains cleared and does not count for as long as reset is asserted. As soon as
reset is released, the timer starts counting.
Note:
The watchdog function may be disabled by floating WDI or tristating the driver connected to
WDI. When tristated or disconnected, the maximum allowable leakage current is 10 µA and
the maximum allowable load capacitance is 200 pF.
2.5
Applications information
2.5.1
Watchdog input current
The WDI input is internally driven through a buffer and series resistor from the watchdog
counter. For minimum watchdog input current (minimum overall power consumption), leave
WDI low for the majority of the watchdog timeout period. When high, WDI can draw as much
as 160 µA. Pulsing WDI high at a low duty cycle will reduce the effect of the large input
current. When WDI is left unconnected, the watchdog timer is serviced within the watchdog
timeout period by a low-high-low pulse from the counter chain.
2.5.2
Ensuring a valid reset output down to VCC = 0 V
The STM6xxx supervisors are guaranteed to operate properly down to VCC = 1 V. In
applications that require valid reset levels down to VCC = 0, a pull-down resistor to active
low outputs (push/pull only, see Figure 12 on page 12) and a pull-up resistor to active high
outputs (push/pull only, see Figure 13 on page 12) will ensure that the reset line is valid
while the reset output can no longer sink or source current. This scheme does not work with
the open drain outputs of the STM6321/6322/6822.
The resistor value used is not critical, but it must be large enough not to load the reset
output when VCC is above the reset threshold. For most applications, 100 kΩ is adequate.
DocID11110 Rev 13
11/31
30
Operation
STM632x, STM682x
Figure 12. Ensuring RST valid to VCC = 0, (active low push-pull outputs)
STM6XXX
VCC
VCC
GND
RST
R1
AI09138
Figure 13. Ensuring RST valid to VCC = 0, (active high, push-pull outputs)
VCC
STM6XXX
R1
VCC
GND
RST
AI09139
1. This configuration does not work on open drain outputs of the STM6321/6322/6822.
2.6
Interfacing to microprocessors with bidirectional reset pins
Microprocessors with bidirectional reset pins can contend with the STM6321 / 6322 / 6821 /
6822 / 6823 / 6824 / 6825 reset output. For example, if the reset output is driven high and the
microprocessor wants to pull it low, signal contention will result. To prevent this from
occurring, connect a 4.7 kΩ resistor between the reset output and the microprocessor’s
reset I/O as in Figure 14.
Figure 14. Interfacing to microprocessors with bidirectional reset I/O
%XIIHUHGUHVHWWRRWKHU
V\VWHPFRPSRQHQWV
9&&
9&&
670;;;
567
*1'
0LFURSURFHVVRU
567
*1'
$, 9
12/31
DocID11110 Rev 13
STM632x, STM682x
3
Typical operating characteristics
Typical operating characteristics
Figure 15. VCC-to-reset output delay vs. temperature
±
±
$, 9
Figure 16. Supply current vs. temperature
9&& 9
9&& 9
±
±
$, 9
DocID11110 Rev 13
13/31
30
Typical operating characteristics
STM632x, STM682x
Figure 17. MR-to-reset output delay vs. temperature
±
±
$, 9
Figure 18. Normalized power-up trec vs. temperature
±
±
$, 9
14/31
DocID11110 Rev 13
STM632x, STM682x
Typical operating characteristics
Figure 19. Normalized reset threshold voltage vs. temperature
±
±
$, 9
Figure 20. Normalized power-up watchdog timeout period
±
±
$, 9
DocID11110 Rev 13
15/31
30
Typical operating characteristics
STM632x, STM682x
Figure 21. Voltage output low vs. ISINK
9&& 9
$, 9
Figure 22. Voltage output high vs. ISOURCE
9&& 9
$, 9
16/31
DocID11110 Rev 13
STM632x, STM682x
Typical operating characteristics
Figure 23. Maximum transient duration vs. reset threshold overdrive
6
=
/
$, 9
DocID11110 Rev 13
17/31
30
Maximum ratings
4
STM632x, STM682x
Maximum ratings
Stressing the device above the rating listed in Table 4: Absolute maximum ratings may
cause permanent damage to the device. These are stress ratings only and operation of the
device at these or any other conditions above those indicated in Table 5: Operating and AC
measurement conditions of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability. Refer also to the
STMicroelectronics™ SURE program and other relevant quality documents.
Table 4. Absolute maximum ratings
Symbol
TSTG
TSLD(1)
Parameter
Storage temperature (VCC off)
Lead solder temperature for 10 seconds
Value
Unit
–55 to 150
°C
260
°C
–0.3 to VCC + 0.3
V
VIO
Input or output voltage
VCC
Supply voltage
–0.3 to 7.0
V
IO
Output current
20
mA
PD
Power dissipation
320
mW
1. Reflow at peak temperature of 260 °C (total thermal budget not to exceed 245 °C for greater than 30 seconds).
18/31
DocID11110 Rev 13
STM632x, STM682x
5
DC and AC parameters
DC and AC parameters
This section summarizes the operating measurement conditions, and the DC and AC
characteristics of the device. The parameters in Table 6: DC and AC characteristics, are
derived from tests performed under the measurement conditions summarized in Table 5:
Operating and AC measurement conditions. Designers should check that the operating
conditions in their circuit match the operating conditions when relying on the quoted
parameters.
Table 5. Operating and AC measurement conditions
Parameter
STM6xxx
Unit
VCC supply voltage
1.0 to 5.5
V
Ambient operating temperature (TA)
–40 to 85
°C
≤5
ns
Input pulse voltages
0.2 to 0.8 VCC
V
Input and output timing ref. voltages
0.3 to 0.7 VCC
V
Input rise and fall times
Figure 24. AC testing input/output waveforms
9&&
9&&
9&&
9&&
$,9
Figure 25. MR timing waveform
05
W0/5/
567
W0/0+
WUHF
$,9
1. RST for STM6322/6821/6825.
DocID11110 Rev 13
19/31
30
DC and AC parameters
STM632x, STM682x
Figure 26. Watchdog timing
9&&
567
WUHF
W:'
:',
$, 9
20/31
DocID11110 Rev 13
STM632x, STM682x
DC and AC parameters
Table 6. DC and AC characteristics
Symbol
VCC
ICC
ILI
Alternative
Description
Min.
Typ.
1.2 (2)
Operating voltage
Max.
Unit
5.5
V
VCC supply current
(MR and WDI unconnected)
T/S/R/Z/Y (VCC < 3.6 V)
4
12
µA
L/M (VCC < 5.5 V)
6
17
µA
VCC supply current
(MR unconnected;
STM6322/6825)
T/S/R/Z/Y (VCC < 3.6 V)
3
8
µA
L/M (VCC < 5.5 V)
3
12
µA
+1
µA
160
µA
Input leakage current
0 V = VIN = VCC
Input leakage current
(WDI)(3)
WDI = VCC, time average
ILO
Open drain reset output
leakage current
VIH
Input high voltage (MR)
(WDI)(4)
VIH
Input high voltage
VIL
Input low voltage (MR)
VIL
Test condition(1)
Input low voltage
(WDI)(4)
Output low voltage (RST;
push-pull or open drain)
VOL
Output low voltage (RST;
push-pull only)
–1
120
WDI = GND, time average
–20
–15
µA
VCC > VRST,
Reset not asserted
–1
VRST > 4.0 V
2.0
V
VRST < 4.0 V
0.7 VCC
V
VRST (max.) < VCC < 5.5 V
0.7 VCC
V
+1
µA
VRST > 4.0 V
0.8
V
VRST < 4.0 V
0.3 VCC
V
VRST (max.) < VCC < 5.5 V
0.3 VCC
V
VCC ≥ 1.0 V, ISINK = 50 µA,
Reset asserted
0.3
V
VCC ≥ 1.2 V, ISINK = 100 µA,
Reset asserted
0.3
V
VCC ≥ 2.7 V, ISINK = 1.2 mA,
Reset asserted
0.3
V
VCC ≥ 4.5 V, ISINK = 3.2 mA,
Reset asserted
0.4
V
VCC ≥ 2.7 V, ISINK = 1.2 mA,
Reset not asserted
0.3
V
VCC ≥ 4.5 V, ISINK = 3.2 mA,
Reset not asserted
0.4
V
DocID11110 Rev 13
21/31
30
DC and AC parameters
STM632x, STM682x
Table 6. DC and AC characteristics (continued)
Symbol
Alternative
Description
Output high voltage (RST)
VOH
Output high voltage (RST)
Test condition(1)
Min.
VCC ≥ 2.7 V, ISOURCE = 500 µA,
Reset not asserted
0.8 VCC
V
VCC ≥ 4.5 V, ISOURCE = 800 µA
, Reset not asserted
0.8 VCC
V
VCC ≥ 1.0 V, ISOURCE = 1 µA,
Reset asserted (0 °C to 85 °C)
0.8 VCC
V
VCC ≥ 1.5 V, ISOURCE = 100 µA,
Reset asserted
0.8 VCC
V
VCC ≥ 2.55 V, ISOURCE = 500 µA,
0.8 VCC
Reset asserted
V
VCC ≥ 4.25 V, ISOURCE = 800 µA,
0.8 VCC
Reset asserted
V
Typ.
Max.
Unit
Reset thresholds
STM6xxxL
STM6xxxM
STM6xxxT
VRST(5)
Reset threshold
STM6xxxS
STM6xxxR
STM6xxxZ
STM6xxxY
Reset threshold hysteresis
25 °C
4.561
–40 to 85 °C
4.514
25 °C
4.314
–40 to 85 °C
4.270
25 °C
3.040
–40 to 85 °C
3.000
25 °C
2.890
–40 to 85 °C
2.857
25 °C
2.590
–40 to 85 °C
2.564
25 °C
2.266
–40 to 85 °C
2.243
25 °C
1.970
–40 to 85 °C
1.950
trec
22/31
Reset pulse width
4.390
3.080
2.930
2.630
2.300
2.000
4.699
V
4.746
V
4.446
V
4.490
V
3.110
V
3.150
V
2.960
V
3.000
V
2.660
V
2.696
V
2.335
V
2.358
V
2.030
V
2.050
V
L/M versions
10
mV
T/S/R/Z/Y versions
5
mV
20
µs
VCC to RST delay
(VRST – VCC = 100 mV, VCC
falling at 1 mV/µs)
(6)
4.630
A
1
1.4
2
ms
Blank
140
200
280
ms
J
240
360
480
ms
DocID11110 Rev 13
STM632x, STM682x
DC and AC parameters
Table 6. DC and AC characteristics (continued)
Symbol
Alternative
Test condition(1)
Description
Min.
Reset threshold
temperature coefficient
Typ.
Max.
Unit
ppm/
C
40
Push-button reset input
tMLMH
tMR
MR pulse width
1
µs
tMLRL
tMRD
MR to RST output delay
500
ns
MR glitch immunity
100
ns
MR pull-up resistor
35
52
75
kΩ
Watchdog timeout period
1.12
1.60
2.24
s
Watchdog timer
tWD (6)
(7)
WDI pulse width
VCC ≥ 3.0 V
50
ns
1. Valid for ambient operating temperature: TA = –40 to 85 °C; VCC = 4.5 to 5.5 V for “L/M” versions; VCC = 2.7 to 3.6 V for
“T/S/R” versions; and VCC = 1.2 to 2.75 V for “Z/Y” version (except where noted).
2. VCC (min.) = 1.0 V for TA = 0 to +85 °C.
3. WDI input is designed to be driven by a three-state output device. To float WDI, the “high-impedance mode” of the output
device must have a maximum leakage current of 10 µA and a maximum output capacitance of 200 pF. The output device
must also be able to source and sink at least 200 µA when active.
4. WDI is internally serviced within the watchdog period if WDI is left unconnected.
5. The leakage current measured on the RST pin is tested with the reset asserted (output high impedance).
6. Other trec offered for tWD (102 ms, 6.3 ms, and 25.6 s options). Minimum order quantities may apply. Contact local sales
office for availability.
7.
For VCC < 3.0 V, tWD(min.) = 100 ns.
DocID11110 Rev 13
23/31
30
Package information
6
STM632x, STM682x
Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.
24/31
DocID11110 Rev 13
STM632x, STM682x
6.1
Package information
SOT23-5 package information
Figure 27. SOT23-5 package outline
$
(
H
'
'
%
$
.
&
$
&3
)
/
627
1. Drawing is not to scale.
Table 7. SOT23-5 mechanical data
Dimensions
Symbol
A
mm
inches
Typ.
Min.
Max.
Typ.
Min.
Max.
1.20
0.90
1.45
0.047
0.035
0.057
A1
0.15
0.006
A2
1.05
0.90
1.30
0.041
0.035
0.051
B
0.40
0.35
0.50
0.016
0.014
0.020
C
0.15
0.09
0.20
0.006
0.004
0.008
D
2.90
2.80
3.00
0.114
0.110
0.118
D1
1.90
E
2.80
0.102
0.118
e
0.95
F
1.60
0.059
0.069
0°
10°
0.004
0.024
K
L
0.35
0.075
2.60
3.00
0.110
0.037
1.50
1.75
0°
10°
0.10
0.60
DocID11110 Rev 13
0.063
0.014
25/31
30
Package information
STM632x, STM682x
Figure 28. SOT23-5 carrier tape
P0
E
P2
D
T
A0
F
TOP COVER
TAPE
W
B0
P1
CENTER LINES
OF CAVITY
K0
USER DIRECTION OF FEED
AM03073v1
Table 8. SOT23-5 carrier tape dimensions
Package
W
D
E
SOT23-5
8.00
+0.30
–0.10
1.50
+0.10/
–0.00
1.75
±0.10
26/31
P0
P2
F
4.00
2.00
3.50
±0.10 ±0.10 ±0.05
A0
B0
K0
P1
3.23
±0.10
3.17
±0.10
1.37
±0.10
4.00
±0.10
DocID11110 Rev 13
T
Unit
Bulk
qty.
0.254
mm 3000
±0.013
STM632x, STM682x
7
Part numbering
Part numbering
Table 9. Ordering information scheme
Example:
STM6xxx
L
WY
6
E
Device type
STM6xxx
Reset threshold voltage
L: VRST = 4.514 to 4.746 V
M: VRST = 4.270 to 4.490 V
T: VRST = 3.000 to 3.150 V
S: VRST = 2.850 to 3.000 V
R: VRST = 2.564 to 2.696 V
Z: VRST = 2.243 to 2.358 V
Y: VRST = 1.950 to 2.050 V
Reset pulse width(1)
A: trec = 1 to 2 ms
Blank: trec = 140 to 280 ms
J: trec = 240 to 480 ms
Package
WY = SOT23-5
Temperature range
6 = –40 to 85 °C
Shipping method
E = ECOPACK® package, tubes
F = ECOPACK® package, tape and reel
1. Contact local sales office for availability. Other trec offered for tWD (102 ms, 6.3 ms, and 25.6 s
options). Minimum order quantities may apply.
For other options, or for more information on any aspect of this device, please contact the
ST sales office nearest you.
DocID11110 Rev 13
27/31
30
Part numbering
STM632x, STM682x
Table 10. Marking description
28/31
Part number
Reset threshold (V)
Reset pulse width (ms)
Topside marking(1)
STM6321LWY6F
4.630
200
5AU or 5AUx
STM6321MAWY6F
4.390
1.4
5CR or 5CRx
STM6321MWY6F
4.390
200
5AV or 5AVx
STM6321TWY6F
3.080
200
5AW or 5AWx
STM6321SWY6F
2.930
200
5AX or 5AXx
STM6321RWY6F
2.630
200
5AY or 5AYx
STM6322LWY6F
4.630
200
5BA or 5BAx
STM6322MWY6F
4.390
200
5BB or 5BBx
STM6322TWY6F
3.080
200
5BC or 5BCx
STM6322SWY6F
2.930
200
5BD or 5BDx
STM6322RWY6F
2.630
200
5BE or 5BEx
STM6821LWY6F
4.630
200
5BG or 5BGx
STM6821MWY6F
4.390
200
5BH or 5BHx
STM6821TWY6F
3.080
200
5BJ or 5BJx
STM6821SWY6F
2.930
200
5BK or 5BKx
STM6821RWY6F
2.630
200
5BL or 5BLx
STM6822LWY6F
4.630
200
5BN or 5BNx
STM6822MWY6F
4.390
200
5BP or 5BPx
STM6822TWY6F
3.080
200
5BQ or 5BQx
STM6822SWY6F
2.930
200
5BR or 5BRx
STM6822RWY6F
2.630
200
5BS or 5BSx
STM6822ZWY6F
2.300
200
5BT or 5BTx
STM6822YWY6F
2.000
200
5CT or 5CTx
STM6823LWY6F
4.630
200
5BU or 5BUx
STM6823MWY6F
4.390
200
5BV or 5BVx
STM6823TJWY6F
3.080
280
5CM or 5CMx
STM6823TWY6F
3.080
200
5BW or 5BWx
STM6823SJWY6F
2.930
280
5CN or 5CNx
STM6823SWY6F
2.930
200
5BX or 5BXx
STM6823RJWY6F
2.630
280
5CP or 5CPx
STM6823RWY6F
2.630
200
5BY or 5BYx
STM6823ZWY6F
2.300
200
5BZ or 5BZx
STM6824LWY6F
4.630
200
5CA or 5CAx
STM6824MWY6F
4.390
200
5CB or 5CBx
STM6824TWY6F
3.080
200
5CC or 5CCx
DocID11110 Rev 13
STM632x, STM682x
Part numbering
Table 10. Marking description (continued)
Part number
Reset threshold (V)
Reset pulse width (ms)
Topside marking(1)
STM6824SWY6F
2.930
200
5CD or 5CDx
STM6824RWY6F
2.630
200
5CE or 5CEx
STM6825LWY6F
4.630
200
5CG or 5CGx
STM6825MWY6F
4.390
200
5CH or 5CHx
STM6825TWY6F
3.080
200
5CJ or 5CJx
STM6825SWY6F
2.930
200
5CK or 5CKx
STM6825RWY6F
2.630
200
5CL or 5CLx
1. Where “x” = assembly work week (A to Z), such that “A” = WW01-02, “B” = WW03-04, and so forth.
DocID11110 Rev 13
29/31
30
Revision history
8
STM632x, STM682x
Revision history
Table 11. Document revision history
30/31
Date
Revision
Changes
25-Aug-2004
1
First draft
15-Dec-2004
2
Update characteristics (Figure 15, 16, 17; Table 6, and 9)
10-Mar-2005
3
Document promoted to Datasheet status
17-Jun-2005
4
Package marking update (Table 10)
11-Apr-2006
5
Update characteristics, Lead-free text, availability (Figure 3, 4, 5, 6,
7, 8, and 9; Table 1, 6, 9, and 10)
11-Aug-2006
6
Update Description, Table 9, and 10.
25-May-2007
7
Formatting changes, updated Table 10.
03-Jun-2008
8
Updated cover page; updated reset threshold values in Table 6, 9,
and 10; addition of text to Section 6; updated Figure 27 and Table 6
and 7; minor text changes.
09-Apr-2009
9
Updated Section 1.1.1, Section 6; added tape and reel specifications
Figure 28, Table 8.
06-Jan-2011
10
Document reformatted, Doc ID added, updated Table 10, corrected
typo in Features, Section 1.1.4, Section 2.1, Section 2.3, Section 4,
Table 4, Table 6, Table 9, Figure 7 to Figure 11, Figure 14 to
Figure 26.
14-Jul-2011
11
Updated Table 10, corrected typo in Table 6, Table 7 and Table 8,
reformatted Figure 27, updated Disclaimer.
27-Jun-2012
12
Removed note from Features, added cross-references to Section 4
and Section 5, minor text corrections throughout document.
13-Jun-2016
13
Updated document layout
Table 6: updated footnote 6
Table 9: updated footnote 1
DocID11110 Rev 13
STM632x, STM682x
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2016 STMicroelectronics – All rights reserved
DocID11110 Rev 13
31/31
31
工商网监
湘ICP备2023018690号
