STP08DP05
Low voltage 8-bit constant current LED sink with full outputs error
detection
Datasheet - production data
serial-in, parallel-out shift register that feeds a 8bitD-type storage register. In the output stage,
eight regulated current sources were designed to
provide 5-100 mA constant current to drive the
LEDs.
DIP-16
TSSOP16
(Exposed pad)
TSSOP16
The STP08DP05 is backward compatible in the
functionality and footprint with STP8C/L596 and
extends its functionality with open and short
detection on the outputs. The detection circuit
checks 3 different conditions that can occur on
the output line: short to GND, short to VO or open
line. The data detection results are loaded in the
shift register and shifted out via the serial line
output.
SO-16
Features
Low voltage power supply down to 3 V
8 constant current output channels
Adjustable output current through external
resistor
Short and open output error detection
Serial data IN/parallel data OUT
3.3 V micro driver-able
Output current: 5-100 mA
30 MHz clock frequency
Available in high thermal efficiency TSSOP
exposed pad
ESD protection 2.5 kV HBM, 200 V MM
Description
The detection functionality is implemented without
increasing the pin number, through a secondary
function of the output enable and latch pin (DM1
and DM2 respectively), a dedicated logic
sequence allows the device to enter or leave from
detection mode. Through an external resistor,
users can adjust the STP08DP05 output current,
controlling in this way the light intensity of LEDs,
in addition, user can adjust LED’s brightness
intensity from 0% to 100% via OE/DM2 pin.
The STP08DP05 guarantees a 20 V output
driving capability, allowing users to connect more
LEDs in series. The high clock frequency,
30 MHz, also satisfies the system requirement of
high volume data transmission. The 3.3 V of
voltage supply is well useful for applications that
interface any micro from 3.3 V. Compared with a
standard TSSOP package, the TSSOP exposed
pad increases heat dissipation capability by a 2.5
factor.
The STP08DP05 is a monolithic, low voltage, low
current power 8-bit shift register designed for LED
panel displays. The STP08DP05 contains a 8-bit
Table 1. Device summary
Order codes
Package
Packaging
STP08DP05B1R
DIP-16
25 parts per tube
STP08DP05MTR
SO-16 (Tape and reel)
2500 parts per reel
STP08DP05TTR
TSSOP16 (Tape and reel)
2500 parts per reel
STP08DP05XTTR
TSSOP16 exposed-pad (Tape and reel)
2500 parts per reel
June 2018
This is information on a product in full production.
DocID13405 Rev 6
1/32
www.st.com
Contents
STP08DP05
Contents
1
Summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.1
Pin connection and description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3
Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3.1
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3.2
Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3.3
Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
4
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
5
Switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
6
Equivalent circuit and outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
7
Truth table and timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
7.1
Truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
7.2
Timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
8
Typical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
9
Test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
10
Detection mode functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
10.1
Phase one: “entering in detection mode“ . . . . . . . . . . . . . . . . . . . . . . . . . 17
10.2
Phase two: “error detection“ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
10.3
Phase three: “resuming to normal mode” . . . . . . . . . . . . . . . . . . . . . . . . . 19
10.4
Error detection conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
11
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
12
Packaging mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
13
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2/32
DocID13405 Rev 6
STP08DP05
1
Summary description
Summary description
Table 2. Typical current accuracy
Current accuracy
Output voltage
Output current
Between bits
Between ICs
±1.5%
±5%
1.3 V
1.1
20 to 100 mA
Pin connection and description
Figure 1. Connections diagram
Note:
The exposed pad should be electrically connected to a metal land electrically isolated or
connected to ground.
Table 3. Pin description
Pin n°
Symbol
Name and function
1
GND
Ground terminal
2
SDI
Serial data input terminal
3
CLK
Clock input terminal
4
LE/DM1
Latch input terminal
5-12
OUT 0-7
Output terminal
13
OE/DM2
Output enable input terminal (active low)
14
SDO
15
R-EXT
16
VDD
Serial data out terminal
Constant current programming
5 V supply voltage terminal
DocID13405 Rev 6
3/32
32
Block diagram
2
STP08DP05
Block diagram
Figure 2. Normal mode - block diagram
4/32
DocID13405 Rev 6
STP08DP05
3
Maximum rating
Maximum rating
Stressing the device above the rating listed in the “absolute maximum ratings” table may
cause permanent damage to the device. These are stress ratings only and operation of the
device at these or any other conditions above those indicated in the operating sections of
this specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
3.1
Absolute maximum ratings
Table 4. Absolute maximum ratings
Symbol
3.2
Parameter
Value
Unit
0 to 7
V
VDD
Supply voltage IGND
VO
Output voltage
-0.5 to 20
V
IO
Output current
100
mA
IGND
GND terminal current
800
mA
fCLK
Clock frequency
50
MHz
TOPR
Operating temperature range
-40 to +125
°C
TSTG
Storage temperature range
-55 to +150
°C
Thermal data
Table 5. Thermal data
Symbol
Parameter
RthJA
Thermal resistance junction-ambient
DIP-16 SO-16 TSSOP-16
90
125
140
TSSOP-16 (1)
(exposed pad)
Unit
37.5
°C/W
1. The exposed-pad should be soldered to the PBC to realize the thermal benefits
DocID13405 Rev 6
5/32
32
Maximum rating
3.3
STP08DP05
Recommended operating conditions
Table 6. Recommended operating conditions
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
3.0
-
5.5
V
-
20
V
-
100
mA
VDD
Supply voltage
VO
Output voltage
IO
Output current
OUTn
IOH
Output current
SERIAL-OUT
-
+1
mA
IOL
Output current
SERIAL-OUT
-
-1
mA
VIH
Input voltage
0.7VDD
-
VDD+0.3
V
VIL
Input voltage
-0.3
-
0.3VDD
V
twLAT
LE/DM1 pulse width
20
-
ns
twCLK
CLK pulse width
20
-
ns
twEN
OE/DM2 pulse width
200
-
ns
7
-
ns
tHOLD(D) Hold time for DATA
4
-
ns
tSETUP(L) Setup time for LATCH
15
-
ns
tSETUP(D) Setup time for DATA
fCLK
Clock frequency
VDD = 3.0 to 5.0V
Cascade operation (1)
5
-
30
MHz
1. If the device is connected in cascade, it may not be possible achieve the maximum data transfer. Please
consider the timings carefully.
6/32
DocID13405 Rev 6
STP08DP05
4
Electrical characteristics
Electrical characteristics
VDD = 3.3 V to 5 V, T = 25 °C, unless otherwise specified.
Table 7. Electrical characteristics
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
VIH
Input voltage high level
0.7 VDD
VDD
V
VIL
Input voltage low level
GND
0.3 VDD
V
IOH
Output leakage current
VOH = 20 V
0.5
10
A
VOL
Output voltage
(Serial-OUT)
IOL = 1 mA
0.03
0.4
V
VOH
Output voltage
(Serial-OUT)
IOH = -1 mA
VOH - VDD =- 0.4V
V
VO = 0.3 V, Rext = 3.9 k
4.25
5
5.75
VO = 0.3 V, Rext = 970
19
20
21
VO = 1.3 V, Rext = 190
96
100
104
VO = 0.3 VREXT = 3.9 k
±5
±8
VO = 0.3 VREXT = 970
± 1.5
±3
VO = 1.3 VREXT =190
± 1.2
±3
150
300
600
k
100
200
400
k
REXT = 980
OUT 0 to 7 = OFF
4
5
IDD(OFF2)
REXT = 250
OUT 0 to 7 = OFF
11.2
13.5
IDD(ON1)
REXT = 980
OUT 0 to 7 = ON
4.5
5
REXT = 250
OUT 0 to 7 = ON
11.7
13.5
IOL1
IOL2
Output current
IOL3
IOL1
IOL2
IOL3
RSIN(up)
Output current error
between bit
(All Output ON)
Pull-up resistor
RSIN(down) Pull-down resistor
IDD(OFF1)
mA
%
Supply current (OFF)
mA
Supply current (ON)
IDD(ON2)
Thermal
Thermal protection (1)
170
°C
1. Guaranteed by design (not tested)
The thermal protection switches OFF only the outputs current
DocID13405 Rev 6
7/32
32
Switching characteristics
5
STP08DP05
Switching characteristics
VDD = 5 V, T = 25 °C, unless otherwise specified.
Table 8. Switching characteristics
Symbol
Parameter
tPLH1
Propagation delay time,
CLK-OUTn, LE\DM1 = H,
OE\DM2 = L
tPLH2
Propagation delay time,
LE\DM1 -OUTn,
OE\DM2 = L
tPLH3
Propagation delay time,
OE\DM2-OUTn,
LE\DM1 = H
tPLH
Propagation delay time,
CLK-SDO
tPHL1
Propagation delay time,
CLK-OUTn, LE\DM1 = H,
OE\DM2 = L
tPHL2
Propagation delay time,
LE\DM1 -OUTn,
OE\DM2 = L
tPHL3
Propagation delay time,
OE\DM2-OUTn,
LE\DM1 = H
tPHL
Propagation delay time,
CLK-SDO
tON
Output rise time
10~90% of voltage
waveform
tOFF
Output fall time
90~10% of voltage
waveform
tr
tf
Test conditions
Min.
Typ.
Max.
VDD = 3.3 V
36
46.8
VDD = 5 V
19
24.7
VDD = 3.3 V
38
49.4
VDD = 5 V
21
27.3
VDD = 3.3 V
42
54
VDD = 5 V
23
30
VDD = 3.3 V
22
28.6
VDD = 5 V
18
23.4
VDD = 3.3 V
9
11.7
VDD = 5 V
5
6.5
VDD = 3.3 V
4
5.2
VDD = 5 V
3
3.9
VDD = 3.3 V
6
7.8
VDD = 5 V
3
3.9
VDD = 3.3 V
25
32.5
VDD = 5 V
20
26
VDD = 3.3 V
30
39
VDD = 5 V
15
19.5
VDD = 3.3 V
7
9.1
VDD = 5 V
6
7.8
ns
ns
ns
VDD = 3.3 V
VIL = GND
IO = 20 mA
REXT = 1 K
VIH = VDD
CL = 10pF
VL = 3.0 V
RL = 60
ns
ns
ns
ns
ns
(1)
1. In order to achieve high cascade data transfer, please consider tr/tf timings carefully.
8/32
ns
ns
CLK rise time (1)
CLK fall time
Unit
DocID13405 Rev 6
5000
ns
5000
ns
STP08DP05
6
Equivalent circuit and outputs
Equivalent circuit and outputs
Figure 3. OE/DM2 terminal
Figure 4. LE/DM1 terminal
Figure 5. CLK, SDI terminal
Figure 6. SDO terminal
DocID13405 Rev 6
9/32
32
Truth table and timing diagram
STP08DP05
7
Truth table and timing diagram
7.1
Truth table
Table 9. Truth table
Clock
LE/DM1
OE/DM2
SDI
OUT0 ........ OUT0 ........ OUT7
SDO
H
L
Dn
Dn ..... Dn -5 ..... Dn -7
Dn -7
L
L
Dn + 1
No change
Dn -7
H
L
Dn + 2
Dn +2 ..... Dn -3 ..... Dn -5
Dn -5
X
L
Dn + 3
Dn +2 ..... Dn -3 ..... Dn -5
Dn -5
X
H
Dn + 3
OFF
Dn -5
Note:
OUT0 to OUT7 = ON when Dn = H; OUT0 to OUT7 = OFF when Dn = L.
7.2
Timing diagram
Figure 7. Timing diagram - normal mode
10/32
DocID13405 Rev 6
STP08DP05
Truth table and timing diagram
Figure 8. Clock, serial-in, serial-out
Figure 9. Clock, serial-in, latch, enable, outputs
DocID13405 Rev 6
11/32
32
Truth table and timing diagram
STP08DP05
Figure 10. Outputs
12/32
DocID13405 Rev 6
STP08DP05
8
Typical characteristics
Typical characteristics
Figure 11. Output current-REXT resistor
TA = 25 °C, Vdrop = 0.3 V; 1.2 V, Iset = 3 mA; 5 mA; 10 mA; 20 mA; 50 mA; 80 mA, Max
Table 10. Output current-REXT resistor
3
5
10
20
50
80
130
Rext ()
6740
3930
1913
963
386
241
124
Maximum output current capabilities setting was 130 mA applying a Rext = 124
Figure 12. ISET vs drop out voltage (VDROP)
Minimum Vdrop Characteristics
910
810
710
Vdrop (mV)
Note:
Output current (mA)
610
Vdd 5.0V
Vdd 3.0V
510
410
310
210
110
10
0
10
20
30
40
50
60
70
80
90
100 110
Iset (mA)
DocID13405 Rev 6
13/32
32
Typical characteristics
STP08DP05
Table 11. ISET vs. drop out voltage (VDROP)
Vdd
(V)
3
5
I set
(mA)
Rext
()
Vdrop min
(mV)
Vdrop max
(mV)
Vdrop AVG
(mV)
3
6470
30.6
31.2
30.93
5
3930
46.5
52.9
48.63
10
1910
80.9
100
82.26
20
963
150
161
157
50
386
392
396
394.3
80
241
636
646
640.3
100
192
846
850
848
3
6470
25.6
29
26.96
5
3930
40.8
41.7
41.16
10
1910
80.1
105
89.2
20
963
153
154
154
50
386
379
386
382
80
241
618
626
621
100
192
825
830
827
Figure 13. Power dissipation vs. temperature package
Note:
The exposed-pad should be soldered to the PBC to realize the thermal benefits.
14/32
DocID13405 Rev 6
STP08DP05
9
Test circuit
Test circuit
Figure 14. DC characteristics
Figure 15. AC characteristics
DocID13405 Rev 6
15/32
32
Test circuit
STP08DP05
Figure 16. Timing example for open and/or short detection
16/32
DocID13405 Rev 6
STP08DP05
Detection mode functionality
10
Detection mode functionality
10.1
Phase one: “entering in detection mode“
From the “normal mode” condition the device can switch to the “error mode” by a logic
sequence on the OE/DM2 and LE/DM1 pins as showed in the following table and diagram:
Table 12. Entering in detection truth table
CLK
1°
2°
3°
4°
5°
OE/DM2
H
L
H
H
H
LE/DM1
L
L
L
H
L
Figure 17. Entering in detection timing diagram
After these five CLK cycles the device goes into the “error detection mode” and at the 6th
rise front of CLK the SDI data are ready for the sampling.
10.2
Phase two: “error detection“
The eight data bits must be set “1” in order to set ON all the outputs during the detection.
The data are latched by LE/DM1 and after that the outputs are ready for the detection
process. When the micro controller switches the OE/DM2 to LOW, the device drives the
LEDs in order to analyze if an OPEN or SHORT condition has occurred.
DocID13405 Rev 6
17/32
32
Detection mode functionality
STP08DP05
Figure 18. Detection diagram
The LEDs status will be detected at least in 1 microsecond and after this time the
microcontroller sets OE\DM2 in HIGH state and the output data detection result will go to the
microprocessor via SDO.
Detection mode and normal mode use both the same format data. As soon as all the
detection data bits are available on the serial line, the device may go back to normal mode
of operation. To re-detect the status the device must go back in normal mode and reentering in error detection mode.
18/32
DocID13405 Rev 6
STP08DP05
10.3
Detection mode functionality
Phase three: “resuming to normal mode”
The sequence for re-entering in normal mode is showed in the following table and diagram:
Table 13. Resuming to normal mode timing diagram
CLK
1°
2°
3°
4°
5°
OE/DM2
H
L
H
H
H
LE/DM1
L
L
L
L
L
Figure 19. Resuming to normal mode timing diagram
Note:
For proper device operation the “entering in detection” sequence must be follow by a
“resume mode” sequence, isn’t possible to insert consecutive equal sequence.
10.4
Error detection conditions
VDD = 3.3 to 5 V temperature range 25 °C.
Table 14. Detection condition
Note:
SW-1 or SW-3b
Open line or output
No error
==> IODEC 0.5 x IO
short to GND detected
detected
==> IODEC 0.5 x IO
SW-2 or SW-3a
Short on LED or short
==> VO 2.5V
to V-LED detected
==> VO 2.2 V
No error
detected
Where: IO = the output current programmed by the REXT,
IODEC = the detected output current in detection mode.
DocID13405 Rev 6
19/32
32
Detection mode functionality
STP08DP05
Figure 20. Detection circuit
20/32
DocID13405 Rev 6
STP08DP05
11
Package mechanical data
Package mechanical data
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
DocID13405 Rev 6
21/32
32
Package mechanical data
STP08DP05
Table 15. DIP16 mechanical data
mm
Dim.
Min.
a1
0.51
B
0.77
Typ.
1.65
b
0.5
b1
0.25
D
20
E
8.5
e
2.54
e3
17.78
F
7.1
I
5.1
L
3.3
Z
1.27
Figure 21. DIP16 drawing
22/32
Max.
DocID13405 Rev 6
STP08DP05
Package mechanical data
Table 16. HTSSOP16 exposed pad mechanical data
mm
Dim.
Min.
Typ.
Max.
A
1.20
A1
0.15
A2
0.80
b
0.19
0.30
c
0.09
0.20
D
4.90
D1
1.00
5.00
1.05
5.10
3.00
E
6.20
6.40
6.60
E1
4.30
4.40
4.50
E2
3.00
e
0.65
L
0.45
L1
k
0.60
0.75
1.00
0.00
aaa
8.00
0.10
DocID13405 Rev 6
23/32
32
Package mechanical data
STP08DP05
Figure 22. HTSSOP16 exposed pad drawing
24/32
DocID13405 Rev 6
STP08DP05
Package mechanical data
Table 17. TSSOP16 mechanical data
mm
Dim.
Min.
Typ.
A
Max.
1.20
A1
0.05
A2
0.80
b
0.19
0.30
c
0.09
0.20
D
4.90
5.00
5.10
E
6.20
6.40
6.60
E1
4.30
4.40
4.50
e
L
1.00
1.05
0.65
0.45
L1
k
0.15
0.60
0.75
1.00
0
aaa
8
0.10
DocID13405 Rev 6
25/32
32
Package mechanical data
STP08DP05
Figure 23. TSSOP16 mechanical drawing
L
D
%
5'#6+0)
2.#0'
&
-
-
NN
("(&1-"/&
&
"
"
CCC %
%
F
C
"
1*/*%&/5*'*$"5*0/
26/32
DocID13405 Rev 6
STP08DP05
Package mechanical data
Table 18. SO16 dimensions
mm
Dim.
Min.
Typ.
A
Max.
1.75
A1
0.10
0.25
A2
1.25
b
0.31
0.51
c
0.17
0.25
D
9.80
9.90
10.00
E
5.80
6.00
6.20
E1
3.80
3.90
4.00
e
1.27
h
0.25
0.50
L
0.40
1.27
k
0
8°
ccc
0.10
DocID13405 Rev 6
27/32
32
Package mechanical data
STP08DP05
Figure 24. Package drawing
0016020_F
28/32
DocID13405 Rev 6
STP08DP05
Package mechanical data
Figure 25. Recommended footprint (dimensions are in mm)
DocID13405 Rev 6
29/32
32
Packaging mechanical data
12
STP08DP05
Packaging mechanical data
Table 19. HTSSOP16 EP and TSSOP16 tape and reel mechanical data
(mm)
Dim.
Min.
Typ.
A
330
C
12.8
D
20.2
N
60
T
13.2
22.4
Ao
6.7
6.9
Bo
5.3
5.5
Ko
1.6
1.8
Po
3.9
4.1
P
7.9
8.1
Figure 26. Tape and reel for HTSSOP16 EP and TSSOP16
30/32
Max.
DocID13405 Rev 6
STP08DP05
13
Revision history
Revision history
Table 20. Document revision history
Date
Revision
Changes
3-Apr-2007
1
First release
21-May-2007
2
Updated Table 7 on page 8
08-Aug-2008
3
Updated Section 8: Typical characteristics on page 14 added
Figure 13 and Figure 11 on page 15 updated Figure 14 on
page 16.
22-Oct-2009
4
Updated Note: on page 3.
29-Jul-2013
5
Updated Section 11: Package mechanical data, Figure 4:
OE/DM2 terminal and Figure 5: LE/DM1 terminal.
Added Section 12: Packaging mechanical data.
28-Jun-2018
6
Updated Table 16: HTSSOP16 exposed pad mechanical
data and Figure 22: HTSSOP16 exposed pad drawing.
DocID13405 Rev 6
31/32
32
STP08DP05
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and
improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on
ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order
acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or
the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2018 STMicroelectronics – All rights reserved
32/32
DocID13405 Rev 6
工商网监
湘ICP备2023018690号
