STPM14

STPM11/12/13/14 Single phase energy metering IC with pulsed output and digital calibration Features ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ Ripple free active energy pulsed output Direct stepper counter drivers Shunt, current transformer, Rogowsky coil sensors Live and neutral monitoring (STPM13/14) Easy and fast digital calibration at only one load point No-load, negative power and tamper indicators Integrated linear vregs RC (STPM11/13) or crystal oscillator (STPM12/14) Support 50÷60 Hz - IEC62052-11, IEC620532X specification Less than 0.1% error hard wired DSP and interface for calibration and configuration. The calibration and configuration are done by OTP cells, that can be programmed through a serial interface. The configured bits are used for testing, configuration and calibration purposes. From two ∑Δ output signals coming from the analog section, a DSP unit computes the amount of consumed active energy. The active energy is available as a pulse frequency output and directly driven by a stepper counter. In the STPM1x an output signal with pulse frequency proportional to energy is generated. This signal is used in the calibration phase of the energy meter application allowing a very easy approach. When the device is fully configured and calibrated, a dedicated bit of OTP block can be written permanently in order to prevent accidental entry into test mode or changing any configuration bit. TSSOP20 Description The STPM1x family is designed for effective measurement of active energy in a power line system using a Rogowski Coil, current transformer and shunt sensors. This device is specifically designed to provide all the necessary features to implement a single phase energy meter without any other active component. The STPM1x device family consists, essentially, of two parts: the analog part and the digital part. The former, is composed of a preamplifier and first order ∑Δ A/D converter blocks, band gap voltage reference, low drop voltage regulator. The digital part is composed of a system control, oscillator, Table 1. Device summary Order codes STPM11ATR STPM12ATR STPM13ATR STPM14ATR Package TSSOP20 (tape and reel) TSSOP20 (tape and reel) TSSOP20 (tape and reel) TSSOP20 (tape and reel) Packaging 2500 parts per reel 2500 parts per reel 2500 parts per reel 2500 parts per reel January 2008 Rev 5 1/45 www.st.com 45 Contents STPM11/12/13/14 Contents 1 2 3 4 5 Schematic diagram ......................................... 6 Pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1 5.2 5.3 5.4 5.5 Measurement error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 ADC offset error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Gain error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power supply DC and AC rejection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 6 7 Typical performance characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Theory of operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 General operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Analog inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 ∑Δ A/D Converters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Period and line voltage measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Single wire meter mode (STPM13/14 with Rogowsky coil sensor) . . . . . 18 Power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Load monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Error detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Tamper detection module (STPM13/14 only) . . . . . . . . . . . . . . . . . . . . . . 21 Phase compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Clock generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Resetting the STPM1x . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Energy to frequency conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Driving a stepper motor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Configuring the STPM1x . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 2/45 STPM11/12/13/14 Contents 7.16 7.17 Mode signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 CFGI: Configuration interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 8 9 10 11 12 Energy calculation algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 STPM1x calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 3/45 List of figures STPM11/12/13/14 List of figures Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. Figure 21. Figure 22. Figure 23. Figure 24. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Pin connections (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Supply current vs supply voltage, TA = 25°C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 RC Oscillator frequency vs VCC, R =12 kΩ, TA = 25°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 RC oscillator: frequency jitter vs temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Analog voltage regulator: line - load regulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Digital voltage regulator: line - load regulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Voltage channel linearity at different VCC voltages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Power supply AC rejection vs VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Power supply DC rejection vs VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Error over dynamic range gain dependence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Primary current channel linearity at different VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Gain response of Δ Σ AD Converters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Clock frequency vs external resistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 First order Σ Δ A/D Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Bandgap temperature variation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Tamper conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Different oscillator circuits (a); (b); (c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Positive energy or absolute computation energy (ABS=1) stepper driving signals . . . . . . 26 Negative energy stepper driving signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Timing for writing configuration and mode bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Active energy computation diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Charge pump schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 4/45 STPM11/12/13/14 List of tables List of tables Table 1. Table 1. Table 2. Table 3. Table 4. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Absolute maximum ratings (see note) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Electrical characteristics (VCC = 5 V, TA= 25°C, 2.2 µF between VDDA and VSS, 2.2 µF between VDDD and VSS, 2.2 µF between VCC and VSS unless otherwise specified) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Typical external components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 RMS voltage check . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Nominal voltage values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 No load detection thresholds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Different settings for led signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Configuration of Mop and Mon Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Configuration bits map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Mode signals description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Calibration entries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Device calculation constants . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Calibration results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 Table 5. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Table 15. Table 16. Table 17. Table 18. Table 19. 5/45 Schematic diagram STPM11/12/13/14 1 Figure 1. Schematic diagram Block diagram 6/45 STPM11/12/13/14 Pin configuration 2 Figure 2. Pin configuration Pin connections (top view) Table 1. Pin n° 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin description Symbol MON MOP SCS VDDD VSS VCC VOTP VDDA IIP1 IIN1 IIP2 IIN2 VIP VIN SYN-NP CLKIN CLKOUT SCL/NLC SDATD LED Type (1) PO PO D IN A OUT GND P IN P INr A OUT A IN A IN A IN A IN A IN A IN D I/O A IN A OUT D I/O D I/O DO Output for Stepper’s node Output for Stepper’s node Enable or disable configuration interface for device configuration. 1.5 V Output of internal low drop regulator which supplies the digital core. Ground. Supply voltage. Supply voltage for OTP cells. 3 V output of internal low drop regulator which supplies the analog part. Positive input of primary current channel Negative input of primary current channel Positive input of secondary current channel (STPM13/14 only) Negative input of secondary current channel (STPM13/14 only) Positive input of voltage channel Negative input of voltage channel Negative power indicator. (Configuration interface) Crystal oscillator input or resistor connection if RC oscillator is selected Oscillator output (RC or crystal) No-load condition indicator. (Configuration interface) Tamper detection indicator. (Configuration interface) Pulsed output proportional to active energy Name and function 1. A: Analog, D: Digital, P: Power 7/45 Maximum ratings STPM11/12/13/14 3 Table 2. Symbol VCC IPIN VID VIA VOTP ESD TOP TJ TSTG Maximum ratings Absolute maximum ratings (see note) Parameter DC input voltage Current on any pin (sink/source) Input voltage at digital pins (SCS, MOP, MON, SYN, SDATD, SCLNLC, LED) Input voltage at analog pins (IIP1, IIN1, IIP2, IIN2, VIP, VIN) Input voltage at OTP pin Human body model (all pins) Operating ambient temperature Junction temperature Storage temperature range Value -0.3 to 6 ± 150 -0.3 to VCC+0.3 -0.7 to 0.7 -0.3 to 25 ± 3.5 -40 to 85 -40 to 150 -55 to 150 Unit V mA V V V kV °C °C °C Note: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied Thermal data Parameter Thermal resistance junction-ambient Value 114.5 (1) Table 3. Symbol RthJA Unit °C/W 1. This value is referred to single-layer PCB, JEDEC standard test board. 8/45 STPM11/12/13/14 Electrical characteristics 4 Table 4. Electrical characteristics Electrical characteristics (VCC = 5 V, TA= 25°C, 2.2 µF between VDDA and VSS, 2.2 µF between VDDD and VSS, 2.2 µF between VCC and VSS unless otherwise specified) Parameter Test conditions Min. Typ. Max. Unit Symbol Energy measurement accuracy fBW Error SNR Effective bandwidth Measurement error Signal to noise ratio Limited by digital filtering Over the dynamic range (5% to 1000% of the calibration power value) Over the entire bandwidth Voltage signal: 200mVrms/50Hz Current signal: 10mVrms/50 Hz fCLK= 4.194 MHz VCC=3.3V±10%, 5 V±10% Voltage signal: 200 mVrms/50 Hz Current signal: 10 mVrms/50 Hz fCLK = 4.194 MHz, VCC=3.3 V+0.2 Vrms1@100 Hz VCC=5.0 V+0.2 Vrms1@100 Hz 5 0.1 52 400 Hz % db PSRRDC Power supply DC rejection 0.2 % PSRRAC Power supply AC rejection 0.1 % General section VCC ICC Operating supply voltage Supply current configuration registers cleared or device locked (TSTD=1) Increase of supply current per configuration bit, during programming Increase of supply current per configuration bit with device locked Power on reset on VCC Analog supply voltage Digital supply voltage MDIV bit = 0 fCLK fLINE VOTP IOTP tOTP Oscillator clock frequency MDIV bit = 1 Nominal line frequency OTP programming voltage OTP programming current per bit OTP programming time per bit 100 8.000 45 14 2.5 300 8.192 65 20 MHz Hz V mA µs 9/45 2.85 1.425 4.000 4 MHz, VCC = 5 V 8 MHz, VCC = 5 V 4 MHz, VCC = 5 V 3.0 3.5 4.7 120 µA/bit 4 MHz, VCC = 5 V 2 2.5 3.0 1.50 3.15 1.575 4.194 V V V MHz 5.5 4 mA 6 V ΔICC POR VDDA VDDD Electrical characteristics Table 4. STPM11/12/13/14 Electrical characteristics (VCC = 5 V, TA= 25°C, 2.2 µF between VDDA and VSS, 2.2 µF between VDDD and VSS, 2.2 µF between VCC and VSS unless otherwise specified) Parameter Current injection latch-up immunity Test conditions Min. Typ. Max. 300 Unit mA Symbol ILATCH Analog Inputs (IIP1, IIN1, IIP2, IIN2, VIP, VIN) Voltage channel Gain 8X VMAX Maximum input signal levels Current channels Gain 16X Gain 24X Gain 32X fADC fSPL VOFF ZIP ZIN GERR IILV ILEAK A/D Converter bandwidth A/D Sampling frequency Amplifier offset VIP, VIN Impedance VIP1, VIN1, VIP2, VIN2 Impedance Current channels gain error Voltage channel leakage current Input disabled Current channel leakage current Input enabled -10 10 -1 -1 Over the total operating voltage range Over the total operating voltage range 100 100 ±10 1 1 µA -0.3 -0.15 -0.075 -0.05 -0.035 10 FCLK/4 ±20 400 0.3 0.15 0.075 V 0.05 0.035 KHz Hz mV KΩ KΩ % µA V Digital I/O Characteristics (SDA-TD, CLKIN, CLKOUT, SCS, SYN-NP, LED) SDA-TD, SCS, SYN-NP, LED VIH Input high voltage CLKIN SDA-TD, SCS, SYN-NP, LED VIL VOH VOL IUP tTR Input low voltage CLKIN Output high voltage Output low voltage Pull up current Transition time CLOAD = 50 pF IO = -2 mA IO = +2 mA 15 10 VCC-0.4 0.4 0.75VC C V 1.5 0.25VCC 0.8 V V µA ns V Power I/O Characteristics (MOP, MON) VOH VOL tTR Output high voltage Output low voltage Transition time IO = -14 mA IO = +14 mA CLOAD = 50 pF 5 10 VCC-0.5 0.5 V V ns Crystal oscillator (STPM12/14) 10/45 STPM11/12/13/14 Table 4. Electrical characteristics Electrical characteristics (VCC = 5 V, TA= 25°C, 2.2 µF between VDDA and VSS, 2.2 µF between VDDD and VSS, 2.2 µF between VCC and VSS unless otherwise specified) Parameter Input current on CLKIN External resistor External capacitors 4 Nominal output frequency 8 8.192 1 22 4.194 MHz Test conditions Min. Typ. Max. ±1 4 Unit µA MΩ pF Symbol II RP CP fCLK RC Oscillator (STPM11/13) ICLKIN RSET tJIT Settling current Settling resistor Frequency jitter fCLK= 4 MHz 40 12 1 60 µA kΩ ns On chip reference voltage Reference voltage VREF TC Reference accuracy Temperature coefficient After calibration 1.23 ±1 30 50 V % ppm/°C Configuration interface timing FSCLKw tDS tDH tSYN Data write speed Data setup time Data hold time SYN-NP active width 20 0 2/fCLK 100 KHz ns ns s Table 5. Typical external components Component Resistor divider Current shunt Parameter R to R ratio VRMS = 230 V R to R ratio VRMS = 110 V Value 1650 830 0.2 30 3 Tolerance ±1% V/V ±1% ±5% ±12% ±12% mV/A Unit Function Line voltage interface Line current interface Current transformer Current to voltage conversion ratio Rogowsky coil 11/45 Terminology STPM11/12/13/14 5 5.1 Terminology Measurement error The error associated with the energy measured by STPM1X is defined as: Percentage Error = [STPM1X (reading) - True Energy] / True Energy 5.2 ADC offset error This is the error due to the DC component associated with the analog inputs of the A/D converters. Due to the internal automatic DC offset cancellation, the STPM1X measurement is not affected by DC components in voltage and current channel. The DC offset cancellation is implemented in the DSP. 5.3 Gain error The gain error is gain due to the signal channel gain amplifiers. This is the difference between the measured ADC code and the ideal output code. The difference is expressed as a percentage of the ideal code. 5.4 Power supply DC and AC rejection This parameter quantifies the STPM1X measurement error as a percentage of the reading when the power supplies are varied. For the PSRRAC measurement, a reading at two nominal supply voltages (3.3 and 5 V) is taken. A second reading is obtained with the same input signal levels when an ac (200 mVRMS/100 Hz) signal is introduced onto the supply voltages. Any error introduced by this ac signal is expressed as a percentage of reading. For the PSRRDC measurement, a reading at two nominal supply voltages (3.3 and 5 V) is taken. A second reading is obtained with the same input signal levels when the supplies are varied ±10%. Any error introduced is again expressed as a percentage of the reading. 5.5 Conventions The lowest analog and digital power supply voltage is named VSS which represents the system Ground (GND). All voltage specifications for digital input/output pins are referred to GND. Positive currents flow into a pin. Sinking current means that the current is flowing into the pin and is positive. Sourcing current means that the current is flowing out of the pin and is negative. The timing specifications of the signal treated by digital control are relative to CLKOUT. This signal is provided by from the crystal oscillator of 4.194MHz nominal frequency or by the internal RC oscillator. An external source of 4.194MHz or 8.192MHz can be used. The timing specifications of signals of the CFGI interface are relative to the SCL-NLC, there is no direct relationship between the clock (SCL-NLC) of the CFGI interface and the clock of the DSP block. A positive logic convention is used in all equations. 12/45 STPM11/12/13/14 Typical performance characteristics 6 Figure 3. Typical performance characteristics Supply current vs supply voltage, TA=25°C Figure 4. RC Oscillator frequency vs VCC, R=12 kΩ TA=25°C , Figure 5. RC oscillator: frequency jitter vs temperature Figure 6. Analog voltage regulator: line - load regulation Figure 7. Digital voltage regulator: line - load Figure 8. regulation Voltage channel linearity at different VCC voltages 13/45 Typical performance characteristics STPM11/12/13/14 Figure 9. Power supply AC rejection vs VCC Figure 10. Power supply DC rejection vs VCC Figure 11. Error over dynamic range gain dependence Figure 12. Primary current channel linearity at different VCC Figure 13. Gain response of ΔΣ AD Converters Figure 14. Clock frequency vs external resistor 8 7 6 f [MHz] 5 4 3 2 5 10 R [kΩ] 15 20 CRC=0 CRC=1 CRC=2 14/45 STPM11/12/13/14 Theory of operation 7 7.1 Theory of operation General operation The STPM1X is able to perform active energy measurement (wide band or fundamental) in single-phase energy meter systems. Due to the proprietary energy computation algorithm, STPM1X active energy is not affected by any ripple at twice the line frequency. The calibration is very easy and fast allowing calibration in only one point over the whole current range which allows saving time during the calibration phase of the meter. The calibration parameters are permanently stored in the OTP (one time programmable) cells, preventing calibration tampering. Several functions are programmable using internal configuration bits accessible through the configuration interface. The most important configuration bits are two configuration bits called PST that allow the selection of the sensor and the gain of the input amplifiers. The STPM1X is able to directly drive a stepper motor with the MOP and MON pins, and provides information on tamper, no-load and negative power. Two kinds of active energy can be selected to be brought to the LED pin: the total active energy that includes all harmonic content up to 50th harmonic and the active energy limited to the 1st harmonic. This last energy value is obtained by filtering the wide band active energy. 7.2 Analog inputs Input amplifiers The STPM1X has one fully differential voltage input channel and one (STPM11/12) or two (STPM13/14) fully differential current input channels. The voltage channel consists of a differential amplifier with a gain of 4. The maximum differential input voltage for the voltage channel is ± 0.3 V. In STPM13/14, the two current channels are multiplexed (see tamper section for details) to provide a single input to a preamplifier with a gain of 4. The output of this preamplifier is connected to the input of a programmable gain amplifier (PGA) with possible gain selections of 2, 4, 6, 8. The total gain of the current channels will be then 8, 16, 24, 32. The gain selections are made by writing to the gain configuration bits PST and it can be different for the two current channels. The maximum differential input voltage is dependent on the selected gain according to the Table 6: Table 6. Voltage channel Voltage channels Gain Max Input voltage (V) Gain 8X 4 ±0.30 16X 24X 32X Current channels Max input voltage (V) ±0.15 ±0.075 ±0.05 ±0.035 15/45 Theory of operation STPM11/12/13/14 The Table 7 and Table 8: below show the gain values according to the configuration bits: Table 7. Configuration of current sensors STPM11/12 Current channel Gain 8 16 Rogowsky Coil 24 32 8 32 CT Shunt 1 1 2 3 0 1 x x Sensor Configuration Bits PST (2bits) 0 0 ADDG (1 bit) 0 1 Table 8. Configuration of current sensors STPM13/14 Primary Secondary Sensor Gain 8 16 Rogowsky Coil Rogowsky Coil 24 32 8 CT 32 CT Shunt 1 1 2 3 0 1 x x Sensor Configuration Bits PST (2bits) 0 0 ADDG (1 bit) 0 1 Gain 8 16 24 32 8 8 Both the voltage and current channels implement an active offset correction architecture which has the benefit of avoiding any offset compensation. The analog voltage and current signals are processed by the ∑Δ Analog to digital converters that feed the hardwired DSP. The DSP implements an automatic digital offset cancellation that makes possible avoiding any manual offset calibration on the analog inputs. 7.3 ∑Δ A/D Converters The analog to digital conversion in the STPM1X is carried out using two first order ∑Δ converters. The device performs A/D conversions of analog signals on two independent channels in parallel. In STPM13/14, the current channel is multiplexed as primary or secondary current channel in order to be able to perform a tamper function. The converted ∑Δ signals are supplied to the internal hardwired DSP unit, which filters and integrates those signals in order to boost the resolution and to yield all the necessary signals for computations. A ∑Δ modulator converts the input signal into a continuous serial stream of 1s and 0s at a rate determined by the sampling clock. In the STPM1X, the sampling clock is equal to 16/45 STPM11/12/13/14 Theory of operation fCLK/4. The 1-bit DAC in the feedback loop is driven by the serial data stream. The DAC output is subtracted from the input signal. If the loop gain is high enough, the average value of the DAC output (and therefore the bit stream) can approach that of the input signal level. When a large number of samples are averaged, a very precise value of the analog signal is obtained. This averaging is carried out in the DSP section which implements decimation, integration and DC offset cancellation of the supplied ∑Δ signals. The gain of the decimation filters is 1.004 for the voltage channel and 0.502 for the current channel. The resulting signal has a resolution of 11bits for voltage channel and 16 bits for current channel. Figure 15. First order ∑Δ A/D Converter f CLK/4 Integrator + Input analog signal Output digital signal Σ - ∫ DAC 7.4 Period and line voltage measurement The period module measures the period of base frequency of voltage channel and checks if the voltage signal frequency is in the band from fCLK/217 to fCLK/215. An internal signal is produced at every positive peak of the line voltage. If the counted number of pulses between two trailing edges of this signal is higher than the fCLK/217 Hz equivalent pulses or if the counting is stopped (internal signal is not available), it means that the base frequency is lower than fCLK/217 Hz and an internal error flag BFR (Base Frequency Range) is set. If the counted number of pulses within one line period is higher than the fCLK/215 equivalent pulses, the base frequency exceeds the limit. In this case, such error must be repeated three times in a row, in order to set the error flag BFR. The BFR flag is also set if the value of the RMS voltage drops below a certain value (BFRon) and it is cleared when the RMS voltage goes above BFR-off threshold. The table below shows the equivalent RMS voltage on the VIP/VIN pins according to the value of the voltage channel calibrator. The BFR flag is also set if the RMS voltage across VIP-VIN drops below a threshold value calculated with the following formula: VIRMS − BFR = (CT/Shunt) 64 6703 ⋅ KV 17/45 Theory of operation STPM11/12/13/14 VIRMS − BFR = (Rogowsky) 64 6687 ⋅ KV Where KV is the voltage calibrator value ranging from 0.875 to 1.000. The BFR flag is cleared when the VIRMS value goes above twice VIRMS-BFR. When the BFR error is set, the computation of power is suspended and MOP, MON and LED will be held low. Table 9. RMS voltage check BFR-on Rogowsky CT-Shunt 0.009571/Kv 0.0078/Kv BFR-off 0.019142/Kv 0.0156/Kv 7.5 Single wire meter mode (STPM13/14 with Rogowsky coil sensor) STPM1X supports the Single Wire Meter (SWM) operation when working with Rogowsky Coil current sensors. In SWM mode there is no available voltage information in the voltage channel. It is possible that someone has disconnected one wire (live or neutral) of the meter for tampering purposes or in case the line voltage is very stable, it is possible to use a predefined value for computing the energy without sensing it. In order to enable the SWM mode, the STPM1X must be configured with PST values of 0 or 1. In this way, if the BFR error is detected, STPM1X enters in SWM. If BFR is cleared, the energy calculation is performed normally. When BFR is set (no voltage information is available), the energy computation is carried out using a nominal voltage value according to the NOM configuration bits. Since there is no information on the phase shift between voltage and current, the apparent rather than active power is used for tamper and energy computation. The calculated apparent energy will be the product between IRMS (effectively measured) and an equivalent VRMS that can be calculated as follows: VRMS=VPK*KNOM, where VPK represents the maximum line voltage reading of the STPM1X and KNOM is a coefficient that changes according to Table 10: Table 10. Nominal voltage values NOM 0 1 2 3 KNOM 0.3594 0.3906 0.4219 0.4531 18/45 STPM11/12/13/14 Theory of operation For example, if R1 = 783kΩ and R2 = 475Ω are used as resistor divider when the line voltage is present, the positive voltage present at the input of the voltage channel of STPM1x is: VI = R2 ⋅V 2 R1 + R2 RMS since the maximum voltage value applicable to the voltage channel input of STPM1x is +0.3V, the equivalent maximum line voltage applicable is: VPK = R1+R2/R2 • 0.3 = 494.82 considering the case of NOM=2, the correspondent RMS values used for energy computation is: VRMS = VPK • 0.4219 = 208.76 [V] Usually the supply voltage for the electronic meter is taken from the line voltage. In SWM, since the line voltage is no longer present, another power source must be used in order to provide the necessary supply to STPM1x and the other electronic components of the meter. 7.6 Power supply The main STPM1X supply pin is the VCC pin. From the VCC pin two linear regulators provide the necessary voltage for the analog part VDDA (3 V) and for the digital part VDDD (1.5 V). The VSS pin represents the reference point for all the internal signals. The 100nF capacitor should be connected between VCC and VSS, VDDA and VSS, VDDD and VSS. All these capacitors must be located very close to the device. The STPM1X contains a Power-On-Reset (POR) detection circuit. If the VCC supply is less than 2.5 V, then the STPM1X goes into an inactive state, all the functions are blocked asserting and a reset condition is set. This is useful to ensure that the correct device operation at power-up and during power-down. The power supply monitor has built-in hysteresis and filtering, which give a high degree of immunity to false triggering due to noisy supply voltages. A BandGap voltage reference (VBG) of 1.23 V ±1% is used as reference voltage level source for the two linear regulators and for the A/D converters. Also, this module produces several bias currents and voltages for all other analog modules and for the OTP module. The bandgap voltage temperature behavior can be changed in order to better compensate the variation of sensor sensitivity with temperature. This task is performed with the BGTC configuration bits. 19/45 Theory of operation STPM11/12/13/14 Figure 16. Bandgap temperature variation 7.7 Load monitoring The STPM1X include a no-load condition detection circuit with adjustable threshold. This circuit monitors the voltage and the current channels and, when the measured power is below the set threshold, the internal signal BIL becomes high. The information about this signal is also available in the status bit BIL. The no load condition occurs when the product between VRMS and IRMS input values is below a given value. This value can be set with the LTCH configuration bits, and it is also dependent on the selected current gain (Ai) and the calibration registers constant Kp=Kv*Ki. Four different no-load threshold values can be chosen according to the two configurations bits LTCH (see Table 11). Table 11. LTCH No load detection thresholds Vrms * Irms (input channel voltages) Rogowski coil (PST1) 0.003648 / (Ai*Kp) 0.007296 / (Ai*Kp) 0.014592 / (Ai*Kp) 0.029184 / (Ai*Kp) 0 1 2 3 0.004488 / (Ai*Kp) 0.008976 / (Ai*Kp) 0.017952 / (Ai*Kp) 0.035904 / (Ai*Kp) When a no-load condition occurs (BIL=1), the integration of power is suspended and the tamper module is disabled. If a no-load condition is detected, the BIL signal blocks generation of pulses for stepper and forces the SCLNLC pin to be low. 20/45 STPM11/12/13/14 Theory of operation 7.8 Error detection In addition to the no-load condition and the line frequency band, the integration of power can be suspended also due to detected error on the source signals. There are two kinds of error detection circuits involved. The first checks all the ∑Δ signals from the analog part if any are stacked at 1 or 0 within the 1/128 of fCLK period of observation. In case of detected error the corresponding ∑Δ signal is replaced with an idle ∑ Δ signal, which represents a constant value 0. Another error, condition occurs if the MOP, MON and LED pin outputs signals are different from the internal signals that drive them. This can occur if some of this pin is forced to GND or to some other imposed voltage value. 7.9 Tamper detection module (STPM13/14 only) The STPM13/14 is able to measure the current in both live and neutral wires. This mechanism has been adapted to implement an anti-tamper function. If this function is selected (see Table 8:), the live and neutral wire currents are monitored. When a difference between the two measurements is detected, the STPM13/14 enters the Tamper State. When there is a very small difference between the two channels, the STPM13/14 is in Normal state. In particular, both channels are not constantly observed. A time multiplex mechanism is used. During the observation time of the selected channel, its active energy is calculated. The detection of a tamper condition occurs when the absolute value of the difference between the two active energy values is greater than a certain percentage of the averaged energy during the activated tamper module. This percentage value can be selected between two different values (12.5% and 6.25%) according to the value of the configuration bit CRIT. The tamper condition will be detected when the following formula is satisfied: EnergyCH1 - EnergyCH2 > KCRIT (EnergyCH1 + EnergyCH2)/2; where KCRIT can be 12.5% or 6.25%. The detection threshold is much higher than the accuracy difference of the current channels, which should be less than 0.1%. Some margin should be left for a possible transition effect, due to accidental synchronism between the actual load current change and the rhythm of taking the energy samples. The tamper circuit works if the energies associated with the two current channels will be both positive or both negative. If the two energies have different signs, the tamper remains on constantly. However, the channel with the associated higher power is selected for the final computation of energy. In single wire mode, the Apparent energy rather than active is used for Tamper detection. Detailed operational description Normal state The meter is initially set to normal state, i.e. tamper not detected. In such state, we expect that the values of both load currents should not differ more than the accuracy difference of the channels. For this reason, we can use an average value of currents of both channels for the active energy calculation. The average is implemented with the multiplex ratio of 32:32 periods of line per channel. This means that for 32 periods of line voltage, i.e. 640ms at 50 Hz, the current of the primary channel is used for the calculation followed by another 32 21/45 Theory of operation STPM11/12/13/14 periods of line voltage when the current of secondary channel is used instead. Four periods before the primary to secondary switching point, a tamper detection module is activated. It is deactivated after eight periods of line have elapsed. This means that energy of four periods of primary channel immediately followed by energy of four periods of secondary channel is sampled within the tamper module. We shall call those samples A and B respectively. From these two samples the criteria of tamper detection is calculated. If four consecutive new results of criteria happen, i.e. after elapsed 5.12s at 50 Hz, the meter will enter into Tamper State Tamper State Within this state the multiplex ratio will change either to 60:4, when primary current is higher than secondary, or to 4:60 otherwise. Thus, the channel with the higher current is used in the energy calculation. The energy is not averaged by the mentioned ratio, rather the last measured higher current is used also during 4 line period gap. The gap is still needed in order to monitor the samples of the non-selected channel, which should check when the tamper detected state is changed to either normal or another tamper detected state. Several cases of transition of the state are shown in the Figure 17 - below Figure 17. Tamper conditions The detected tamper condition is stored in the BIT signal. This signal is connected to the SDA-TD pin. When this pin is low, a tamper condition has been detected. 22/45 STPM11/12/13/14 Theory of operation When internal signals are not good enough to perform the computation, i.e. line period is out or range or ∑ signals from the analog part are stacked at high or low logic level, or no load Δ condition is activated, the tamper module is disabled and its state is preset to normal. 7.10 Phase compensation The STPM1X is does not introduce any phase shift between voltage and current channels. However, the voltage and current signals come from transducers, which could have inherent phase errors. For example, a phase error of 0.1° to 0.3° is not uncommon for a current transformer (CT). These phase errors can vary from part to part, and they must be corrected in order to perform accurate power calculations. The errors associated with phase mismatch are particularly noticeable at low power factors. The STPM1x provide a means of digitally calibrating these small phase errors through a introducing delays on the voltage or current signal. The amount of phase compensation can be set using the 4 bits of the phase calibration register (CPH). The default value of this register is at a value of 0 which gives 0° phase compensation. A CPH value of 15 (1111) introduces a phase compensation of +0.576°. This compensates the phase shift usually introduced by the current sensor, while the voltage sensor, normally a resistor divider, does not introduce any delay. The resolution step of the phase compensation is 0.038°. 7.11 Clock generator All the internal timing of the STPM1X is based on the CLKOUT signal. This signal is generated by different circuits according to the STPM1x version. STPM11/13: Internal RC Oscillator. A resistor connected between CLKIN and Ground will set the RC current. For 4 MHz operation the suggested settling resistor is 12 kΩ; The oscillator frequency can be compensated using the CRC configuration bit (see Table 13 and Figure 14) STPM12/14: Quartz Oscillator. The oscillator circuit is designed to support an external crystal. The suggested circuit is depicted in Figure 18. These versions support also an external oscillator signal source that must be connected to the CLKOUT pin. The clock generator is powered from analog supply and is responsible for two tasks. The first one is to retard the turn-on of some function blocks after POR in order to help smooth start of external power supply circuitry by keeping all major loads off. The second task of the clock generator is to provide all necessary clocks for analog and digital parts. Within this task, the MDIV configuration bit is used to inform the device about the nominal frequency value of CLKOUT. The suggested operation frequency range is from 4.000 MHz to 4.194 MHz. 23/45 Theory of operation STPM11/12/13/14 Figure 18. Different oscillator circuits (a); (b); (c) STPM12/14 with quartz STPM11/13 STPM12/14 with external source 7.12 Resetting the STPM1x The STPM1x has no reset pin. The device is automatically reset by the POR circuit when the VCC crosses the 2.5 V value. When the reset occurs, all clocks and both DC buffers in the analog part are kept off for about 30ms and all blocks of the digital part are held in a reset state for about 125 ms after a reset condition. Resetting the STPM1x causes all the functional modules of STPM1x to be cleared including the OTP shadow latches (see 7.15 for OTP shadow latches description) 7.13 Energy to frequency conversion The STPM1x provides energy to frequency conversion both for calibration and energy readout purposes. In fact, one convenient way to verify the meter calibration is to provide a pulse train signal with 50% duty cycle whose frequency signal is proportional to the active energy under steady load conditions. It is convenient to have high frequency pulses during calibration phase and low frequency for readout purposes; STPM1x supports both cases. Let's suppose to choose a certain number of pulses on the LED pin (high frequency) that will corresponds to 1 kWh. We will name this value as P. The Active Energy frequency-based signal is available in the LED pin. The LED is driven from internal signal AW (Active Energy) whose frequency is proportional to the active energy. The desired P is achieved acting on the digital calibrators during the calibration procedure. The APL configuration bit changes the internal divider that provides the signal on the LED pin according to Table 12, setting APL=1 the number of pulses are reduced in order to provide low frequency pulses for readout purposes. The division factor is set according to KMOT configuration bits. In this case the pulses will have a fixed width of 31.25 ms. 24/45 STPM11/12/13/14 Theory of operation Table 12. Different settings for led signal APL=0 KMOT (2 Bits) Pulses 0 1 P 2 3 P/32 P/256 Pulses P/64 P/128 APL=1 Due to the innovative and proprietary power calculation algorithm, the frequency signal is not affected by any ripple at twice the line frequency. This feature strongly reduces the calibration time of the meter. 7.14 Driving a stepper motor The STPM1x is able to directly drive a stepper motor. An internal divider (mono-flop and decoder) generates stepper driving signals MA and MB from signal AW. The MA and MB signals are brought to the MOP and MON pins that are able to drive the stepper motor. Several kinds of selections are possible for the driving signals according to the configuration bits LVS and KMOT. The numbers of pulses per kWh (PM) in the MOP and MON outputs are linked with the number of pulses of the LED P (see previous paragraph - 7.13) pin with the following relationship. Table 13. Configuration of Mop and Mon Pins KMOT (2 Bits) 0 1 2 3 0 1 2 3 Pulses length 31.25 ms 31.25 ms 31.25 ms 31.25 ms 156.25 ms 156.25 ms 156.25 ms 156.25 ms PM P/64 P/128 P/32 P/256 P/640 P/1280 P/320 P/2560 LVS (1 Bit) 0 0 0 0 1 1 1 1 The mono-flop limits the length of the pulses according to the LVS bit value. The decoder distributes the pulses to MA and MB alternatively, which means that each of them has only one half of selected frequency. In case of detected negative power the behavior of MOP and MON depends on the ABS configuration bit status. If this bit is set, the negative power is computed as it was positive (absolute value), and the MOP and MON signals maintain the pulse sequence in order to keep the forward rotation direction of the motor. If ABS is zero, negative power is computed with its own sign, and the MOP and MON signals invert their logic state in order to make the backward rotation direction of the motor. See the diagram below. 25/45 Theory of operation STPM11/12/13/14 Figure 19. Positive energy or absolute computation energy (ABS=1) stepper driving signals Hi MON Lo Hi MOP Lo Figure 20. Negative energy stepper driving signals Hi MON Lo Hi MOP Lo When a no-load condition is detected MOP and MON are held low. 7.15 Configuring the STPM1x All the configuration bits that control the operation of the device can be written temporarily or permanently. For temporary writing, the configuration bits value are written in the Shadow Registers which are simple latches that hold the configuration data. For permanent writing, the configuration bits are stored in the OTP (one time programmable) cells that keep the information for an undefined period of time even if the STPM1X is without supply, but, once written, they cannot be changed. The temporary writing is useful mainly during testing of the device or during the calibration phase. All the configuration parameters can be changed an infinite number of times in order to test the device operation. The shadow registers are cleared whenever a reset condition occurs. The configuration bits are different for STPM11/12 and for STPM13/14 due to the presence of the Tamper module. Each of them consists of paired elements, one is latch (the OTP shadow), and one is the OTP anti-fuse element. When the STPM1X is released in the market, all anti-fuses represent logic low state but they can be written by the user in order to configure the STPM1X. This means that STPM1X can retain these bits of information even if it has been unsupplied for an undefined time. That's why the CFG signals are used to keep certain configuration and calibration values of the device. 26/45 STPM11/12/13/14 Theory of operation The very first CFG bit, called TSTD, is used to disable any change of system signals after it has been permanently set. During the configuration phase, each bit set to logic level 1 increases the supply current of STPM01 of about 120 µA, until the TSTD bit is set to 1. The residual increase of supply current is 2 µA per each bit set to 1. It is then recommended to set the TSTD bit to 1 after the configuration procedure in order to keep the supply current as low as possible. The STPM1x can work either using the data stored in the OTP cells or the data available in the shadow latches. This can be chosen according to the value RD Mode signal (see paragraph 7.16 for description). If the RD is set, the CFG bits originates from corresponding OTP shadow latches. If the RD is cleared, the CFG bits originates from corresponding OTP anti-fuses. In this way, it is possible to temporarily set up certain configurations or calibrations of the device then verify and change, if necessary. This exercise is extensively used during production tests. Each configuration bit can be written sending a byte command to STPM1x through its configuration interface. The procedure to write the configuration bits is described in the Configuration Interface section (7.17). After the TSTD bit has been set, no other command can be sent to the STPM1x. This implies that the shadow latches can no longer be used as source of configuration data. Table 14. Address 6-BIT Binary 000000 Name DEC N. of bits DESCRIPTION (1) Configuration bits map 0 TSTD 1 Test mode and OTP write disable: - TSTD=0: testing and continuous pre-charge of OTP when in read mode, - TSTD=1:normal operation and no more writes to OTP Measurement frequency range selection: - MDIV=0: 4.000MHz to 4.194MHz, - MDIV=1: 8.000MHz to 8.192MHz LED pin frequency output: - APL=0: P - APL=1: KMOT=0 →P/64 KMOT=1 →P/128 KMOT=2 →P/32 KMOT=3 →P/256 Current channel sensor type, gain and tamper selection: STPM11/12 - PST=0: primary is Rogowsky coil x8 (x16 if ADDG=1) - PST=1: primary is Rogowsky coil x24 (x32 if ADDG=1), - PST=2: primary is CT x8, - PST=3: primary is shunt x32, STPM13/14 - PST=0: primary is Rogowsky coil x8 (x16 if ADDG=1), secondary is Rogowsky coil x8 (x16 if ADDG=1), - PST=1: primary is Rogowsky coil x24 (x32 if ADDG=1), secondary is Rogowsky coil x24 (x32 if ADDG=1), - PST=2: primary is CT x8, secondary is CT x8 - PST=3: primary is CT x8, secondary is shunt x32 000001 1 MDIV 1 000011 3 APL 1 000101 5 000110 6 (1) PST 2 27/45 Theory of operation Table 14. Address 6-BIT Binary 001010 Name DEC N. of bits DESCRIPTION (1) STPM11/12/13/14 Configuration bits map (continued) 10 FUND 1 This bit swaps the energy type between fundamental or wide band. - FUND=0: wide band active energy up to 50th harmonic; - FUND=1: fundamental active energy Power accumulation type selection: - ABS=0: signed accumulation, - ABS=1: absolute accumulation No-load condition constant: LTCH=0 →800 LTCH=1 →1600 LTCH=2 →3200 LTCH=3 →6400 Constant of stepper pulses/kWh (see par. 7.14) selection: If LVS=0, KMOT=0 →P/64 KMOT=1 →P/128 KMOT=2 →P/32 KMOT=3 →P/256 If LVS=1, KMOT=0 →P/640 KMOT=1 →P/1280 KMOT=2 →P/320 KMOT=3 →P/2560 001011 001100 001101 11 12 13 (1) ABS 1 LTCH 2 001110 14 KMOT 2 001111 15 (1) 010010 010011 010100 010101 010110 010111 011000 011001 011010 011011 011100 011101 011110 011111 18 19 (1) 20 21 CPH 22 23 (1) 24 25 26 27 CHV 28 29 30 31 (1) 8 8-bit unsigned data for voltage channel calibration. 256 values are possible. When CHV is 0 the calibrator is at -12.5% of the nominal value. When CHV is 255 the calibrator is at +12.5%. The calibration step is then 0.098%. 4 4-bit unsigned data for compensation of phase error, 0°+0.576° 16 values are possible with a compensation step of 0.0384°. When CPH=0 the compensation is 0°, when CPH=15 the compensation is 0.576°. BGTC 2 Bandgap temperature compensation bits. See Figure 16. for details. 28/45 STPM11/12/13/14 Table 14. Address 6-BIT Binary 100000 100001 100010 100011 100100 100101 100110 100111 101000 101001 101010 101011 101100 101101 101110 101111 110000 Name DEC 32 33 34 35 CHP 36 37 38 39 (1) 40 41 42 43 CHS 44 45 46 47 (1) 48 CRC 2 8 8 N. of bits DESCRIPTION (1) Theory of operation Configuration bits map (continued) 8-bit unsigned data for primary current channel calibration. 256 values are possible. When CHP is 0 the calibrator is at -12.5% of the nominal value. When CHP is 255 the calibrator is at +12.5%. The calibration step is then 0.098%. STPM13/14 only 8-bit unsigned data for secondary current channel calibration. 256 values are possible. When CHS is 0 the calibrator is at -12.5% of the nominal value. When CHS is 255 the calibrator is at +12.5%. The calibration step is then 0.098%. 110001 49 (1) STPM11/13 only 2-bit unsigned data for calibration of RC oscillator. (see Typical characteristics in) CRC=0, or CRC=3 cal=0% CRC=1, cal=+10%; CRC=2, cal=-10% 2-bit modifier of nominal voltage for Single Wire Meter. NOM=0: KNOM=0.3594 / NOM=1: KNOM=0.3906 / NOM=2: KNOM=0.4219 / NOM=3: KNOM=0.4531 Selection of additional gain on current channels: ADDG=0: Gain+=0 / ADDG=1: Gain+=8 STPM13/14 only Selection of tamper threshold: CRIT =0: 12,5% / CRIT =1: 6,25% Type of stepper selection: LVS=0: pulse width 31.25 ms, 5V, / LVS=1: pulse width, 156.25 ms, 3V 110010 110011 110100 50 51 (1) 52 NOM 2 ADDG 1 110101 53 CRIT 1 110110 54 LVS 1 1. IMPORTANT: This Bit represents the MSB of the decimal value indicated in the description column. 7.16 Mode signals The STPM1x includes four Mode signals. These signals change some of the operation of the STPM1x. The mode signals are not retained when the STPM1x supply is not available and then they are cleared when a POR occurs. 29/45 Theory of operation STPM11/12/13/14 The mode signals bit can be written using the normal writing procedure of the CFGI interface (see CFGI par. 7.17) Table 15. Signal Name Mode signals description Bit Value 0 Status MOP and MON operate normally MOP and MON provide the driving signals to implement a charge-pump DC-DC converter The 56 Configuration bits originated by OTP anti-fuses The 56 Configuration bits originated by shadow latches Any writing in the configuration bits is recorded in the shadow latches Any writing in the configuration bits is recorded both in the shadow latches and in the OTP anti-fuse elements Binary Command 0111000x 1111000x 0111101x 1111101x 0111110x 1111110x Hex Command 70 or 71 F0 or F1 7A or 7B FA or FB 7C or 7D FC or FD PUMP 1 0 RD 1 0 WE 1 – RD mode signal has been already described in par. 7.15 (configuring the STPM1x), but there is another implied function of the signal RD. When it is set, each sense amplifier is disconnected from corresponding anti-fuse element and this way, its 3V NMOS gate is protected from the high voltage of VOTP during permanent write operation. This means that as long as the VOTP voltage reads more than 3V, the signal RD should be set. – PUMP. When set, the PUMP mode signal transforms the MOP and MON pins to act as driving signals to implement a charge-pump DC-DC converter (see Figure 23). This feature is useful in order to boost the VCC supply voltage of the STPM1x to generate the VOTP voltage (14 V to 20 V) needed to program the OTP anti-fuse elements. – WE (write Enable): This mode signal is used to permanently write to the OTP antifuse element. When this bit is not set, any writing to the configuration bit is recorded in the shadow latches. When this bit is set, the writing is recorded both in the shadow latch and in the OTP anti-fuse element. 7.17 CFGI: Configuration interface The CFGI interface supports a simple serial protocol, which is implemented in order to enable the configuration of STPM1x which allows writing the Mode bits and the configuration bits (temporarily or permanently); Four pins of the device are dedicated to this purpose: SCS, SYN-NP, SCLNCN, SDATD. SCS, SYN-NP, SCL-NLC and SDATD are all input pins. A high level signal for these pins means a voltage level higher than 0.75xVCC, while a low level signal means a voltage value lower than 0.25xVCC. The condition in which SCS, SYN-NP and SCL-NLC inputs are set to high level determines the idle state of the CFGI interface and no data transfer occurs. – SCS: in the STPM1X, the SYN-NP, SCL-NLC and SDA-TD have the dual task to provide information on the meter status (see Pin Description table) and to allow CFGI communication. The SCS pin allows using the above pins for CFGI communication when it is low and allows the normal operation of SYN-NP, SCL-NLC and SDA-TD 30/45 STPM11/12/13/14 Theory of operation when it is high. In this section, the SYN-NP, SCL-NLC and SDA-TD operation as part of the CFGI interface is described. – SYN-NP: this pin allows synchronization of the communication between STPM1x and the host. See Figure 19 - for detailed timing of the pin. – SCL-NLC: it is basically the clock pin of the CFGI interface. This pin function is also controlled by the SCS status. If SCS is low, SCL-NLC is the input of the serial bit synchronization clock signal. When SCS is high, SCL-NLC is also high which determines the idle state of the CFGI. – SDA-TD is the Data pin. SDA-TD is the input of the serial bit data signal. Any pin above has internal weak pull up device of nominal 15 A. This means that when a pin is not forced by external signals, the state of the pin is logic high. A high state of any input pin above is considered as an idle (not active) state. For the CFGI to operate correctly, the STPM1x must be correctly supplied as described in the Power Supply section. When SCS is active (low), signal SDA-TD should change its state at trailing edge of signal SCL-NLC and the signal SDA-TD should be stable at the next leading edge of signal SCL-NLC. The first valid bit of SDA-TD always starts with the activation of signal SCL-NLC. Writing procedure Each writable bit (Configuration and Mode bits) has its own 6-bit absolute address. For the configuration bits, the 6-bit address value corresponds to its decimal value, while for the mode bits, the addresses are the ones indicated in the Mode Signal paragraph (7.16). In order to change the latch state, a byte of data must be sent to STPM1x via CFGI. This byte consists of 1-bit data to be latched (msb), followed by 6-bit address of destination latch, followed by 1-bit don't care data (lsb) which totals 8 bits of command byte. For example, if we would like to set the configuration bit 52 (additional gain of 8) to 1, we must convert the decimal 52 to its 6-bit binary value: 110100. The byte command will be then composed like this: 1 bit DATA value+6-bits address+1 bit (0 or 1) as depicted in Figure 19 -. In this case the binary command will be 11101000 (0xE8) or 11101001 (0xE9). Figure 21. Timing for writing configuration and mode bits 31/45 Theory of operation t1 →t2 (>30ns): CFGI out of idle state t2 →t3 (>30ns): CFGI enabled for write operation t3: data value is placed in SDA t4: SDA value is stable and shifted into the device t3 →t5 (>10µs): writing Clock period t3 →t5: 1 bit Data value t5 →t6: 6 bits address of the destination latch t6 →t7: 1 bit EXE command t8: end of CFGI writing t9: CFGI enters idle state STPM11/12/13/14 The same procedure should be applied for the mode signals, but in this case the 6-bits address must be taken from the Table 14. The lsb of command is also called EXE bit because instead of data bit value, the corresponding serial clock pulse is used to generate the necessary latching signal. In this way the writing mechanism does not need the measurement clock in order to operate, which makes the operation of CFGI module of STPM1x completely independent from the rest of the device logic except from the signal POR. Commands for changing system signals should be sent during active signals SCS and SYNNP as it is shown in the Figure 19 -. A string of commands can be send within one period of active signals SCS and SYN-NP. Permanent writing of the CFG bits In order to make a permanent set of some CFG bits, use the following procedure: 1. collect all addresses of CFG bits to be permanently set into a list; 2. clear all OTP shadow latches; 3. set the system signal RD; 4. connect a current source of at least +14V, 1mA to 3mA to VOTP; 5. wait for VOTP voltage to be stable; 6. set one OTP shadow latch from the list; 7. set the system signal WE; 8. wait for 300 s; 9. clear the system signal WE; 10. clear the OTP shadow latch which was set in step 6; 11. until all CFG bits are permanently set as desired, repeat steps 5 to 11; 12. disconnect the current source; 13. wait for VOTP voltage to be less than 3V; 14. clear the system signal RD; 15. verify the correct writing, testing STPM1x operation; 16. if the verification of CFG bits fails, repeat steps 1 to 16. For steps of set or clear, apply the timing shown in Figure 19 - with proper signal on the SDA-TD. In order to create a permanent set of the TSTD bit, which does not result in any more writing to the Configuration bits, the procedure above must be conducted in such a way that steps 6 32/45 STPM11/12/13/14 Theory of operation to 13 are performed in series during a single period of active SCS. The idle state of SCS would make the signal TSTD immediately effective which in turn, would abort the procedure and possibly destroy the device due to clearing of system signal RD. This would result in the connecting of all gates of 3 V NMOS sense amplifiers of already permanently set CFG bits to the VOTP source. 33/45 Energy calculation algorithm STPM11/12/13/14 8 Energy calculation algorithm Inside the STPM1x the computing section of the measured active power uses a completely new patented signal process approach. This approach allows the device to reach high performances in terms of accuracy. The signals, coming from the sensors, for the instantaneous voltage is: v(t) = V•sin ωt; where V is the peak voltage and ω is related to the line frequency (see[1]) and the instantaneous current is: i(t) = I • sin (ωt + ϕ); where I is the peak current, ω is related to the line frequency and ϕ is the phase difference between voltage and current (see[2]) Active power Figure 22. Active energy computation diagram In the STPM1x, after the pre-conditioning and the A/D conversion, the digital voltage signal (which is dynamically more stable with respect to the current signal) is processed by a differentiate stage which transforms: v(t) →v’(t) = dv/dt = V ⋅ ω ⋅ cos tω − [Eq. 1 - see (5) in Figure 6] The result, together with the pre-processed and digitalized current signal: 34/45 STPM11/12/13/14 i(t) = I ⋅ sin(tω + ϕ); [Eq. 2 - see (6) in Figure 6] Energy calculation algorithm can then be used to calculate. These digital signals are also used in two additional steps for integration, obtaining: dv/dt →v(t) = V ⋅ sin tω; [Eq. 3 - see (7) in Figure 6] i(t) ⋅ [Eq. 4 - see (8) in Figure 6] Now four signals are available. Combining (pairing) them by two multiplication steps two results are obtained: I (t ) = ∫ i (t ) ⋅ dt = − I ω ⋅ cos(ω+ ϕ ) t V ⋅ I ⋅ cos ϕ V ⋅ I ⋅ cos(2ω+ ϕ ) t dv − p1 (t ) = ⋅ ∫ i (t ) ⋅ dt = − / 2 2 dt [Eq. 5 - see (9) in Figure 6] p2 (t ) = v(t ) ⋅ i (t ) = / V ⋅ I ⋅ cos ϕ V ⋅ I ⋅ cos(2ω+ ϕ ) t − 2 2 [Eq. 6 - see (10) in Figure 6] After these two operations, another stage another step involves the subtraction of p1 from p2 and dividing the result by 2, to obtain the active power: p (t ) = ( p2 (t ) − p1 (t )) V ⋅ I ⋅ cos ϕ / / = 2 2 [Eq. 7 - see (11) in Figure 6] In this way, the AC part ⎛ V ⋅ I ⋅ cos(2ω+ ϕ ) ⎞ t ⎜ ⎟ ⎝ ⎠ 2 has been then removed from the instantaneous power. In the case of current sensors like "Rogowski coils", which provide the rate of the instantaneous current signal, the initial voltage signal differentiation stage is switched off. In this case the signals coming from the A/D conversion and their consequent integrations are: v(t) = V ⋅ sin (tω); [Eq. 8] i′(t ) = [Eq. 9] di (t ) = − I ⋅ ω ⋅ cos(ω+ ϕ ) t dt V ⋅ cos ω t V (t ) = ∫ v(t ) ⋅ dt = − [Eq. 10] ω 35/45 Energy calculation algorithm [ STPM11/12/13/14 i′′(t ) = ∫ i′(t ) ⋅ dt = i (t ) = − I ⋅ sin(ω+ ϕ ) t [Eq. 11] The signals process flow is the same as shown in the previous case, and even with the formulas above, the result is the same. The absence of any AC component allows a very fast calibration procedure. Averaging the readings of several line periods is not needed. The active energy measurement is already stable after one line cycle. Moreover the digital calibration allows saving time and space compared to the hardware calibration made with resistor strings. 36/45 STPM11/12/13/14 STPM1x calibration 9 STPM1x calibration Energy meters based on STPM1x devices are calibrated on the frequency of the output pulse signal. The devices are comprised of two independent meter channels for line voltage and current respectively. Each channel includes its own digital calibrator, to adjust the voltage and current signals coming from the sensors in the range of ±12.5% in 256 steps. A digital filter is included to remove any signal DC component. The devices produce an energy output pulse signal whose frequency is proportional to the measured active energy. The devices have an embedded memory, 54 bits, used for configuration and calibration purposes. The value of these bits can be written temporarily or permanently through CFGI communication channel. The basic information needed to start the calibration procedure is found in Table 16 and Table 17: Table 16. Symbol Vn In P Si Calibration entries Description Line RMS voltage Line RMS current Power sensitivity Shunt Sensor (230 V) (5 A) (LED: P=128000 pulses/kWh, Stepper Motor: PM=P/64= 2000 pulses/kWh) 0,42 mv/A Value The following typical STPM01 parameters and constants are also known: Table 17. Symbol Vbg fM Av, Ai Gp Cv, Ci DL Reference voltage Clock Amplification of ADC Gain of voltage and current decimation filters Calibration data range AW Bit position that generates LED signal Device calculation constants Description (1.23 V ± 2%) (223 Hz ± 50ppm) (4 ± 1%, (8, 16, 24, 32) ± 2%)) (0.504008) (min = 0, ini = 128, max = 255) (211) Value Av is constant. While, Ai is chosen according to the sensor Gv and Gi are constant Cv and Ci are 8bits register (CHV, CHP and CHS) From the values above and for both the given amplification factor and initial calibration data, the following target values can be calculated: Considering that Ci=0 generates a correction of 75% and that Ci=128 determines a correction factor of 87.5%, and the same for Cv, the total correction for the power stands within Kp = Kv*Ki = (0.75*0.75)=56.25% and 100%, and Cv=Ci=128 gives a correction factor of Kp= (0.875*0.875) = 76.5625% 37/45 STPM1x calibration STPM11/12/13/14 Each calibrator value can be changed from a binary form to a decimal correction form, using the following formula: Kv=(Cv/128)*0.125 + 0.75 and the same for Ki. Let us choose as initial value Ai=32 Table 18. Calibration results Value Kp = Kv*Ki = 0.765625 f = P*In*Vn/3600000 = 40.8889 Hz Sv = (F*DL*Vbg2)/(fM*Vn*In*Gv*Gi*Kp*Ai*Av*Si)= 0,6324mV/V R1=R2*(1000/Sv-1) Description Value of Calibrator Frequency at LED Voltage divider Voltage divider resistor From the target power constant CP of the meter and the actual values of VRMS and IRMS, which are applied to the meter under calibration, the error of power measurement can be calculated: err = 100(fx/f -1) [%], where fx is the real frequency read at LED output. Now, a final unit less power reduction factor can be calculated: pF = (pD - err)/100 This final power reduction factor can be considered as a product of voltage and current reduction factors which are produced from corresponding calibration constants. So, an obvious solution to obtain the voltage and current reduction factors is to calculate a common reduction factor as a square root of pF. This result must fall within the indicated range, otherwise the device cannot be calibrated: 768 ≤R = 1024 pF + 0.125 < 1024 In order to obtain the corresponding calibration constants, the reduction factor must be transformed: CV = CC = R - 768 By using separately the integer and the fractional part of the common reduction a better fit of calibration constants can be produced. Simply, let's set one of the two calibration registers (e.g. CV) to the lowest integer value of R, while the other (CC) should be set to the nearest integer value of R. Examples: R-768=128.124; in this case set CV=128; set CC=128 R-768=127.755; while in this other one set CV=127; set CC=128. Note: STPM13/14: each current channel must be calibrated separately. In order to do this, follow these steps: Apply the nominal test voltage to the voltage sensor, and the nominal test current to the primary current channel sensor. Do not apply such current on the secondary current channel sensor. Adjust the voltage and primary current calibrators (see above). Disconnect the nominal test current from the primary current channel sensor, and apply it to the secondary current channel sensor. Adjust only the secondary current calibrators, so that the same power is computed. 38/45 STPM11/12/13/14 Schematic 10 Schematic Figure 23. Charge pump schematic 39/45 Schematic Figure 24. Application schematic STPM11/12/13/14 40/45 STPM11/12/13/14 Package mechanical data 11 Package mechanical data In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. 41/45 Package mechanical data STPM11/12/13/14 TSSOP20 mechanical data mm. Dim. Min. A A1 A2 b c D E E1 e K L 0° 0.45 0.60 0.05 0.8 0.19 0.09 6.4 6.2 4.3 6.5 6.4 4.4 0.65 BSC 8° 0.75 0° 0.018 0.024 1 Typ. Max. 1.2 0.15 1.05 0.30 0.20 6.6 6.6 4.48 0.002 0.031 0.007 0.004 0.252 0.244 0.169 0.256 0.252 0.173 0.0256 BSC 8° 0.030 0.004 0.039 Min. Typ. Max. 0.047 0.006 0.041 0.012 0.0079 0.260 0.260 0.176 inch. A A2 A1 b e K c L E D E1 PIN 1 IDENTIFICATION 1 0087225C 42/45 STPM11/12/13/14 Package mechanical data Tape & reel TSSOP20 mechanical data mm. Dim. Min. A C D N T Ao Bo Ko Po P 6.8 6.9 1.7 3.9 11.9 12.8 20.2 60 22.4 7 7.1 1.9 4.1 12.1 0.268 0.272 0.067 0.153 0.468 Typ. Max. 330 13.2 0.504 0.795 2.362 0.882 0.276 0.280 0.075 0.161 0.476 Min. Typ. Max. 12.992 0.519 inch. 43/45 Revision history STPM11/12/13/14 12 Table 19. Date Revision history Document revision history Revision 1 2 3 4 5 Initial release. The Figure 11 has been changed. General description has been updated. Add Table 1 in cover page. Added Note: on page 38. Changes 30-Jan-2007 06-Feb-2007 20-Mar-2007 13-Sep-2007 21-Jan-2008 44/45 STPM11/12/13/14 Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners. © 2008 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com 45/45