STV0056A

STV0056A SATELLITE SOUND AND VIDEO PROCESSOR ADVANCE DATA VIDEO COMPOSITE VIDEO 6-bit 0 to 12.7dB GAIN CONTROL COMPOSITE VIDEO SELECTABLE INVERTER TWO SELECTABLE VIDEO DE-EMPHASIS NETWORKS 6 x 3 VIDEO MATRIX BLACK LEVEL ADJUSTABLE OUTPUT FOR ON-BOARD VIDEOCRYPT DECODER HIGH IMPEDANCE MODE VIDEO OUTPUTS FOR TWIN TUNER APPLICATIONS MISCELLANEOUS 22kHz TONE GENERATION FOR LNB CONTROL I2C BUS CONTROL CHIP ADDRESSES = 06HEX OR 46HEX LOW POWER STAND-BY MODE WITH ACTIVE AUDIO AND VIDEO MATRIXES DESCRIPTION The STV0056A BICMOS integrated circuit realizes all the necessary signal processing from the tuner to the Audio/Video input and output connectors regardless the satellite system. September 1996 . . . . . . . . . . . . . . . . . SOUND TWO INDEPENDENT SOUND DEMODULATORS PLL DEMODULATION WITH 5-10MHz FREQUENCY SYNTHESIS PROGRAMMABLE FM DEMODULATOR BANDWIDTH ACCOMODATING FM DEVIATIONS FROM ±30kHz TILL ±400kHz PROGRAMMABLE 50/75µs, J17 OR NO DEEMPHASIS WEGENER PANDA SYSTEM TWO AUXILIARY AUDIO INPUTS AND OUTPUTS GAIN CONTROLLED AND MUTEABLE AUDIO OUTPUTS HIGH IMPEDANCE MODE AUDIO OUTPUTS FOR TWIN TUNER APPLICATIONS SHRINK56 (Plastic Package) ORDER CODE : STV0056A PIN CONNECTIONS FC R PK IN R LEVEL R S1 VID RTN S3 VID RTN VOL R S3 VID OUT S1 VID OUT S2 VID OUT VOL L S2 VID RTN S2 OUT L CLAMP IN S2 OUT R UNCL DEEM VIDEEM2/22kHz V 12V VIDEEM1 V GND B-BAND IN S2 RTN L S2 RTN R FM IN S3 RTN L S3 RTN R AGC L S3 OUT L S3 OUT R 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 A GND R FC L PK IN L LEVEL L PK OUT L PK OUT R IREF CPUMP R U75 R DET R AMPLK R A 12V VREF A GND L AGC R AMPLK L U75 L DET L CPUMP L GND 5V VDD 5V XTL J17 L J17 R HA SDA SCL I/O/22kHz 0056A-01.EPS 1/26 This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without no tice. STV0056A PIN ASSIGNMENT Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Name FC R PK IN R LEVEL R S1 VID RTN S3 VID RTN VOL R S3 VID OUT S1 VID OUT S2 VID OUT VOL L S2 VID RTN S2 OUT L CLAMP IN S2 OUT R UNCL DEEM VIDEEM2/22kHz V 12V VIDEEM1 V GND B-BAND IN S2 RTN L S2 RTN R FM IN S3 RTN L S3 RTN R AGC L S3 OUT L S3 OUT R I/O/22kHz SCL SDA HA J17 R J17 L XTL VDD 5V GND 5V CPUMP L DET L U75 L AMPLK L AGC R A GND L VREF Audio Roll-off Right Noise Reduction Peak Detector Input Right Noise Reduction Level Right TV-Scart 1 Video Return Decoder-Scart Video Return Volume Controlled Audio Out Right Decoder-Scart Video Output TV-Scart 1 Video Output VCR-Scart 2 Video Output Volume Controlled Audio Out Left VCR-Scart 2 Video Return Fixed Level Audio Output Left (to VCR) Sync-Tip Clamp Input Fixed Level Audio Output Right (to VCR) Unclamped Deemphasized Video Output Video Deemphasis 2 or 22kHz Output Video 12V Supply Video Deemphasis 1 Video Ground Base Band Input Auxiliary Audio Return Left (from VCR) Auxiliary Audio Return Right (from VCR) FM Demodulator Input Auxiliary Audio Return Left (from decoder) Auxiliary Audio Return Right (from decoder) AGC Peak Detector Capacitor Left Auxiliary Audio Output L (to decoder) Auxiliary Audio Output R (to decoder) Digital Input/Output or 22kHz Output I2C Bus Clock I2C Bus Data Hardware Address J17 Deemphasis Time Constant Right J17 Deemphasis Time Constant Left 4/8MHz Quartz Crystal or Clock Input Digital 5V Power Supply Digital Power Ground FM PLL Charge Pump Capacitor Left FM PLL Filter Left Deemphasis Time Constant Left Amplitude Detector Capacitor Left Audio Ground 2.4V Reference 0056A-01.TBL Function AGC Peak Detector Capacitor Right 2/26 STV0056A PIN ASSIGNMENT (continued) Pin Number 45 46 47 48 49 50 51 52 53 54 55 56 Name A 12V AMPLK R DET R U75 R CPUMP R IREF PK OUT R PK OUT L LEVEL L PK IN L FC L A GND R Audio 12V Supply Amplitude Detector Capacitor Left FM PLL Filter Right Deemphasis Time Constant Right FM PLL Charge Pump Capacitor Right Current Reference Resistor Noise Reduction Peak Detector Output Right Noise Reduction Peak Detector Output Left Noise Reduction Level Left Audio Roll-off Left Audio Ground 0056A-01.TBL Function Noise Reduction Peak Detector Input PIN DESCRIPTION SOUND DETECTION FMIN This is the input to the two FM demodulators. It feeds two AGC amplifiers with a bandwidth of at least 5-10MHz. There is one amplifier for each channel both with the same input. The AGC amplifiers have a 0dB to +40dB range. ZIN = 5kΩ, Min input = 2mVPP per subcarrier. Max input = 500mVPP (max when all inputs are added together, when their phases coincide). AGC L, AGC R AGC amplifiers peak detector capacitor connections. The output current has an attack/decay ratio of 1:32. That is the ramp up current is approximately 5µA and decay current is approximately 160µA. 11V gives maximum gain. These pins are also driven by a circuit monitoring the voltage on AMPLK L and AMPLK R respectively. AMPLK L, AMPLK R The outputs of amplitude detectors LEFT and RIGHT. Each requires a capacitor and a resistor to GND. The voltage across this is used to decide whether there is a signal being received by the FM detector. The level detector output drives a bit in 2 the detector I C bus control block. AMPLK L and AMPLK R drive also respectively AGC L and AGC R. For instance when the voltage on AMPLK L is > (VREF + 1 VBE) it sinks current to VREF from pin AGCL to reduce the AGC gain. DET L, DET R Respectively the outputs of the FM phase detector left and right. This is for the connection of an external loop filter for the PLL. The output is a push-pull current source. CPUMP L, CPUMP R The output from the frequency synthesizer is a push-pull current source which requires a capacitor to ground to derive a voltage to pull the VCO to the target frequency. The output is ±100µA to achieve lock and ±2µA during lock to provide a tracking time constant of approximately 10Hz. VREF This is the audio processor voltage reference used through out the FM/audio section of the chip. As such it is essential that it is well decoupled to ground to reduce as far as possible the risk of crosstalk and noise injection. This voltage is derived directly from the bandgap reference of 2.4V. The VREF output can sink up to 500µA in normal operation and 100µA when in stand-by. IREF This is a buffered VREF output to an off-chip resistor to produce an accurate current reference, within the chip, for the biasing of amplifiers with current outputs into filters. It is also required for the Noise reduction circuit to provide accurate roll-off frequencies. This pin should not be decoupled as it would inject current noise. The target current is 50µA ±2% thus a 47.5kΩ ±1% is required. 3/26 STV0056A PIN DESCRIPTION (continued) A 12V Double bonded main power pin for the audio/FM section of the chip. The two bond connections are to the ESD and to power the circuit and on chip regulators/references. A GND L This ground pin is double bonded : 1) to channel LEFT : RF section & VCO, 2) to both AGC amplifiers, channel LEFT and RIGHT audio filter section. A GND R This ground pin is double bonded : 1) to the volume control, noise reduction system, ESD + Mux + VREF 2) to channel right : RF section & VCO BASEBAND AUDIO PROCESSING PK OUT L, PK OUT R, PK OUT The noise reduction control loop peak detector output requires a capacitor to ground from this pin, and a resistor to VREF pin to give some accurate decay time constant. An on chip 5kΩ ±25 % resistor and external capacitor give the attack time. PK IN L, PK IN R or PK IN Each of these pins is an input to a control loop peak detector and is connected to the output of the offchip control loop band pass filter. LEVEL L, LEVEL R Respectively the audio left and right signals of the FM demodulators are output to level L and level R pins through an input follower buffer. The off-chip filters driven by these pins must include AC coupling to the next stage (PK IN L and PK IN R pins respectively). FC L, FC R The variable bandwidth transconductance amplifier has a current output which is variable depending on the input signal amplitude as defined by the control loop of the noise reduction. The output current is then dumped into an off-chip capacitor which together with the accurate current reference define the min/max rolloff frequencies. Aresistor in series with a capacitor is connectedto ground from these two pins. J17 L, J17 R The external J17 de-emphasis networks for channels left and right. The amplifier for this filter is voltage input, current output. Output with ±500mV input will be ±55µA. To perform J17 de-emphasis with the STV0042, an external circuit is required. U75 L, U75 R External deemphasis networks for channels left and right. For each channel a capacitor and resistor in parallel of 75µs time constant are connected between here and VREF to provide 75µs de-emphasis. Internally selectable is an internal resistor that can be programmed to be added in parallel thereby converting the network to approx 50µs de-emphasis (see control block map). The value of the internal resistors is 54kΩ ±30 %. The amplifier for this filter is voltage input, current output ; with ±500mV input the output will be ±55µA. VOL L, VOL R The main audio output from the volume control amplifier the signal to get output signals as high as 2VRMS (+12dB) on a DC bias of 4.8V. Control is from +12dB to -26.75dB plus Mute with 1.25dB steps. This amplifier has short circuit protection and is intendedto drive a SCART connector directly via AC coupling and meets the standard SCART drive requirements. These outputs feature high impedance mode for parallel connection. S2 OUT L, S2 OUT R, S3 OUT L, S3 OUT R These audio outputs are sourced directly from the audio MUX, and as a result do not include any volume control function. They will output a 1VRMS signal biased at 4.8V. They are short circuit protected. These outputs feature high impedance mode for parallel connection and meet SCART drive requirement. S2 RTN L, S2 RTN R, S3 RTN L, S3 RTN R These pins allow auxiliary audio signals to be connected to the audio processor and hence makes use of the on-chip volume control. For additional details please refer to the audio switching table. 4/26 STV0056A PIN DESCRIPTION (continued) VIDEO PROCESSING B-BAND IN AC-coupled video input from a tuner. ZIN > 10kΩ ±25%. This drives an on-chip video amplifier. The other input of this amp is AC grounded by being connected to an internal V REF. The video amplifier has selectable gain from 0dB to 12.7dB in 63 steps and its output signal can be selected normal or inverted. UNCL DEEM Deemphasized still unclamped output. It is also an input of the video matrix. VIDEEM1 Connected to an external de-emphasis network (for instance 625 lines PAL de-emphasis). VIDEEM2 / 22kHz Connected to an external de-emphasis network (for instance 525 lines NTSC or other video de-emphasis). Alternatively a precise 22kHz tone may be output by I2C bus control. CLAMP IN This pin clamps the most negative extreme of the input (the sync tips) to 2.7VDC (or appropriate voltage). The video at the clamp input is only 1VPP. This clamped video which is de-emphasised, filtered and clamped (energy dispersal removed) is normal, negative syncs, video. This signal drives the Video Matrix input called Normal Video. It has a weak (1.0µA ±15 %) stable current source pulling the input towards GND. Otherwise the input impedance is very high at DC to 1kHz ZIN > 2M Ω. Video bandwidth through this is -1dB at 5.5MHz. The CLAMP input DC restore voltage is then used as a means for getting the correct DC voltage on the SCART outputs. S3 VID RTN This input can be driven for instance by the decoder. This input has a DC restoration clamp on its input. The clamp sink current is 1µA ±15% with the buffer ZIN > 1MΩ. S2 VID RTN, S1 VID RTN External video input 1.0Vpp ACcoupled75Ω source impedance. This input has a DC restoration clamp on its input. The clamp sink current is 1 µA ±15% with the buffer ZIN > 1MΩ. This signal is an input to the Video Matrix. S1 VID OUT, S2 VID OUT Video drivers for SCART 1 and SCART 2. An external emitter follower buffer is required to drive a 150Ω load. The average DC voltage to be 1.5V on the O/P. The signal is video 2.0VPP 5.5MHz BW with sync tip = 1.2V. These pins get signals from the Video Matrix. The signal selected from the Video Matrix for output on this pin is controlled by a control register. This output also feature a high impedance mode for parallel connection. S3 VID OUT This output can drive for instance a decoder. Also it is able to pass 10MHz ; ZOUT < 75Ω. Video on this pin will be 2VPP. The black level of the ouput video signal can be adjusted through I2C bus control to easily interface with on-board Videocrypt decoder. This output feature an high impedance mode for parallel connection. V 12V + 12V double bonded : ESD+guard rings and video circuit power. V GND Doubled bonded. Clean VID IN GND. Strategically placed video power ground connection to reduce video currents getting into the rest of the circuit. CONTROL BLOCK GND 5V The main power ground connection for the control logic, registers, the I2C bus interface, synthesizer & watchdog and XTLOSC. VDD 5V Digital +5V power supply. SCL This is the I2C busclock line. Clock = DC to 100kHz. Requires external pull up eg. 10kΩ to 5V. SDA This is the I2C bus data line. Requires external pull up eg. 10kΩ to 5V. I/O / 22kHz General purpose input output pin or 22kHz output. XTL This pin allows for the on-chip oscillator to be either used with a crystal to ground of 4MHz or 8MHz, or to be driven by an external clock source. The external source can be either 4MHz or 8MHz. A programmablebit in the control block removes a ÷2 block when the 4MHz option is selected. HA Hardware address with internal 135µA pull down. Chip address is 06 when this pin is grouded and chip address is 46 when connected to VDD. 5/26 STV0056A GENERAL BLOCK DIAGRAM From Tuner B-BAND Vide o P roce ss ing 2 6 x3 Vide o Matrix 3 4 From TV, VCR/De code r From Tuner 2 FM Demodulation 2 Cha nne ls We ge ne r Pa nda + De empha s is To TV, VCR/De code r Audio Matrix + Volume 3 22kHz to LNB I2C Bus Inte rface S TV0056A Active in S ta nd-by VIDEO PROCESSING BLOCK DIAGRAM LPF NTSC PAL VIDEEM2/22kHz 16 VIDEEM1 18 UNCL DEEM 15 I/O/22kHz 29 22kHz TONE 2 B-BAND IN 20 G ±1 Baseband CLAMP IN Normal Decoder Return VCR Return TV Return BLACK LEVEL ADJUST Deemphasiz ed 13 CLAMP CLAMP CLAMP CLAMP S3 VID RTN S2 VID RTN S1 VID RTN 5 11 4 STV0056A S3 VID OUT To Decoder 7 S1 VID OUT 8 9 S2 VID OUT To VCR To TV 0056A-03.EPS 6/26 0056A-02.EPS STV0056A AUDIO PROCESSING BLOCK DIAGRAM (CHANNEL RIGHT) STV0056A a K2 b a b K3 4 abc K5 6dB -6dB 47 DET R 28 S3 OUT R 25 S3 RTN R 51 2 PK OUT R PK IN R 3 LEVEL R 1 FC R 33 J17 R 48 U75 R 14 S2 OUT R -6dB 22 S2 RTN R 6 VOL R AUDIO DEEMPHASIS c a b c K1 AUDIO R abc K6 6dB K4 b ANRS MONO STEREO a PLL FILTER Audio Decoder Out DECODER Audio Decoder Return VCR TV 0056A-04.EPS AUDIO PROCESSING BLOCK DIAGRAM (CHANNEL LEFT) STV0056A a K2 b a b K3 4 abc K5 6dB -6dB 39 DET L 27 S3 OUT L 24 S3 RTN L 52 54 53 55 PK OUT L FC L PK IN L LEVEL L 32 J17 L 40 U75 L 12 S2 OUT L -6dB 21 S2 RTN L 10 VOL L AUDIO DEEMPHASIS c a b c K1 AUDIO L abc K6 6dB K4 b ANRS MONO STEREO a PLL FILTER Audio Decoder Out DECODER Audio Decoder Return VCR TV 0056A-05.EPS 7/26 STV0056A AUDIO SWITCHING AUDIO DEEMPHASIS + ANRS AUDIO PLL K 1a K 5b K6c K4 : a → ANRS input non-scrambled audio b → ANRS input descrambled audio K2 a b1 b2 c a b1 b2 c 0056A-06.EPS K 5c K6a DEC RTN K 1b K 5a AUX IN K 1c K6b K3 a a a a b b b b No ANRS, No De-emphasis No ANRS, 50µs No ANRS, 75µs No ANRS, J17 ANRS, No De-emphasis ANRS, 50µs ANRS, 75µs ANRS, J17 VOL OUT AUX OUT DEC OUT FM DEMODULATION BLOCK DIAGRAM SW1 FM IN AGC LEVEL DETECTOR 1 AGC R LEVEL DETECTOR 2 Amp. Detect AMPLK R Phase Detect FM dev. Select. DET R AUDIO R Bias CPUMP R VREF 90 VCO 0 WATCHDOG VREF Reg8 b4 SYNTHESIZER SW4 AUDIO L SW3 AGC LEVEL DETECTOR 1 Phase Detect FM dev. Select. CPUMP L LEVEL DETECTOR 2 Amp. Detect VREF DET L SW2 Bias AGC L AMPLK L 90 VCO 0 WATCHDOG VREF Reg8 b0 0056A-07.EPS STV0042/STV0056A 8/26 STV0056A CIRCUIT DESCRIPTION Video Section The composite video is first set to a standard level by means of a 64 step gain controlled amplifier. In the case that the modulation is negative,an inverter can be switched in. One of two different external video de-emphasis networks (for instance PAL and NTSC) is selectable by an integrated bus controlled switch. Then energy dispersal is removed by a sync tip clamping circuit, which is used on all inputs to a video switching matrix, thus making sure that no DC steps occur when switching video sources. The matrix can be used to feed video to and from decoders, VCR’s and TV’s. A bus controlled black level adjustment circuit is provided on the decoder output allowing a direct connection to an on-board Videocrypt decoder. Additionaly all the video outputs are tristate type (high impedance mode is supported), allowing a simple parallel connections to the scarts (Twin tuner applications). Audio Section The two audio channels are totally independent except for the possibility given to output on both channels only one of the selected input audio channels. To allow a very cost effective application, each channel uses PLL demodulation. Neither external complex filter nor ceramic filters are needed. The frequency of the demodulated subcarrier is chosen by a frequency synthesizer which sets the frequency of the internal local oscillator by comparing its phase with the internally generated reference. When the frequency is reached, the microprocessor switches in the PLL and the demodulationstarts. At any moment the microprocessor can read from the device (watchdog registers) the actual frequency to which the PLL is locked. It can alsoverify that a carrier is present at the wanted frequency (by reading AMPLK status bit) thanks to a synchronous amplitude detector, which is also used for the audio input AGC. In order to maintain constant amplitude of the recovered audio regardless of variations between satellites or subcarriers, the PLL loop gain may be programmed from 56 values. Any frequency deviation can be accomodated (from ±30kHz till ±400kHz). Two different networks can be permanently connected for either 75µs or J17 de-emphasis. If 50µs de-emphasisis required, this can be inserted by an internal switch, thus allowing a worldwide application. The STV0056A is intended to be compatible with Wegener Panda System. Two types of audio outputs are provided : one is a fixed 1VRMS and the other is a gain controlled 2VRMS max. The control range being from +12dB to -26.75dBwith 1.25dB steps. This output can also be muted. A matrix is implemented to feed audio to and from decoders VCR’s and TV’s. Noise reduction system and de-emphasis can be inserted or by-passed through bus control. Also all the audio outputs are tristate-type (high impedance mode is supported), allowing a simple parallel connections to the scarts (Twin tuner applications). Others A 22kHz tone is generated for LNB control. It is selectable by bus control and available on one of the two pins connected to the external video de-emphasis networks. One general purpose I/O is also available on the STV0056A. By means of the I2C bus there is the possibility to drive the ICs into a low power consumption mode with active audio and video matrixes. Independantly from the main power mode, each individual audio and video output can be driven to high impedance mode. 9/26 STV0056A ABSOLUTE MAXIMUM RATINGS Symbol VCC VDD Ptot Toper Tstg Supply Voltage Total Power Dissipation Operating Ambient Temperature Storage Temperature Parameter Value 15 7.0 900 0, + 70 -55, + 150 Unit V V o o C C THERMAL DATA Symbol Rth(j-a) Parameter Thermal Resistance Junction-ambient Max. Value 55 Unit o C/W DC AND AC ELECTRICAL CHARACTERISTICS (VCC = 12V, VDD = 5V, Tamb = 25oC unless otherwise specified) Symbol VCC VDD IQCC IQDD IQLPCC IQLPDD FMIN Parameter Sypply Voltage Supply Current Supply Current at Low Power Mode All audio and all video outputs activated All audio and all video outputs are in high impedance mode VCO locked on carrier at 6MHz 560kΩ load on AMPLOCK Pins 180kΩ load on DET Pins 8mVPP ≤ FMIN ≤ 500mVPP Carrier without modulation VCC : 11.4 to 12.6V, o Tamb : 0 to 70 C 0.5VPP 50kHz dev. FM input, Coarse deviation set to 50kHz (Reg. 05 = 36HEX) 0.5VPP 50kHz dev. FM input, Coarse and fine settings used Gain at 12kHz versus 1kHz 180kΩ, 82kΩ 22pF on DET Pins Average sink and source current to external capacitor 1VPP on left and right channel 5 Test Conditions Min. 11.4 4.75 Typ. 12 5.0 55 8 27 6 Max. 12.6 5.25 70 15 35 9 500 Unit V V mA mA mA mA mVPP AUDIO DEMODULATOR FM Subcarrier Input Level (Pin FMIN for AGC action) Detector 1 and 2 (AMPLOCK Pins) (Threshold for activating Level Detector 2) VCO Mini Frequency VCO Maxi Frequency 1kHz Audio Level at PLL output (DET Pins) 1kHz Audio Level at PLL output (DET Pins) FM Demodulator Bandwidth Digital Phase Comparator Output Current (CPUMP Pins) Output Level (Pins LEVEL) Level Detector Output Resistance (Pins PK OUT) Level Detector Fall Time Constant (Pins PK OUT) Bias Level (Pins PK OUT) Noise Reduction Cut-off Frequency at Low Level Audio Noise Reduction Cut-off Frequency at High Level Audio DETH VCOMI VCOMA AP50 2.90 3.10 3.30 5 V MHz MHz VPP VPP dB µA 10 0.6 1 1.35 APA50 FMBW DPCO 0.92 0 1 0.3 60 1.08 1 AUTOMATIC NOISE REDUCTION SYSTEM LRS LDOR NDFT NDLL LLCF HLCF 0.9 4.0 1 5.4 26.4 2.40 0.85 7 1.1 6.8 VPP kΩ ms V kHz kHz 10/26 0056A-05.TBL External 22nF to GND and 1.2MΩ to VREF No audio in 100mVPP on DET Pins, External capacitor 330pF (FC Pins) 1VPP on DET Pins, External capacitor 330pF (FC Pins) 0056A-04.TBL 0056A-03.TBL mW STV0056A DC AND AC ELECTRICAL CHARACTERISTICS (continued) (VCC = 12V, VDD = 5V, Tamb = 25oC unless otherwise specified) Symbol DCOL AOLN Parameter DC Output Level Audio Output Level with Reg 00 = 1A Audio Output Level with Reg 00 = 1A Audio Output Level with Reg 00 = 1A Audio Output Level with Reg 00 = 1A Audio Output Attenuation with Mute-on. Reg 00 = 00. Max Attenuation before Mute. Reg 00 = 01. Audio Gain. Reg 00 = 1F. Attenuation of each of the 31 steps THD with Reg 00 = 1A THD with Reg 00 = 1A THD with Reg 00 = 1A Test Conditions Min. Typ. 4.8 1.9 Max. Unit V VPP VPP VPP VPP dB dB 7 dB dB % % % dB dB AUDIO OUTPUT (Pins VOL OUT R, VOL OUT L) FM input as for APA50 No de-emphasis, No pre-emphasis No noise reduction FM input as for APA50 50µs de-emphasis, 27kΩ//2.7nF load No pre-emphasis, No noise reduction FM input as for APA50 75µs de-emphasis, 27kΩ//2.7nF load No pre-emphasis, No noise reduction FM input as for APA50 J17 de-emphasis, 36kΩ 4.7kΩ 8.2nF load No pre-emphasis, No noise reduction 1V PP - 1kHz from S2 RTN Pins 1kHz, from S2 RTN Pins 1kHz, from S2 RTN Pins 1kHz 5 1.5 2.34 AOL50 2.0 3.3 4.0 AOL75 2.0 3.3 4.0 AOL17 2.0 3.2 4.0 AMA1 MXAT MXAG ASTP THDA1 THDA2 THDFM 60 65 32.75 6 1.25 0.15 0.3 0.3 1V PP -1kHz from S2 RTN Pins 2V PP -1kHz from S2 RTN Pins FM input as for APA50 75µs de-emphasis, ANRS ON ACS Audio Channel Separation 1V PP -1kHz on S2 RTN Pins ACSFM Audio Channel Separation at 1kHz - 0.5 VPP - 50kHz deviation FM input on one channel - 0.5VPP no deviation FM input on the other channel - Reg 05 = 36HEX - 75µs de-emphasis, no ANRS SNFM Signal to Noise Ratio FM input as for APA50, 75µs de-emphasis, no ANRS, Unweighted SNFMNR Signal to Noise Ratio FM input as for APA50 75µs de-emphasis, ANRS ON, Unweighted Audio Output Impedance Low impedance mode Z OUT L ZOUT H High impedance mode AUXILIARY AUDIO OUTPUT (Pins S2 OUT R, S2 OUT L, S3 OUT R, S3 OUT L) DCOLAO DC output level AOLNS Audio Output Level on S2 and S3 AOL50S Audio Output Level on S2 and S3 Audio Output Level on S2 and S3 Audio Output Level on S2 and S3 S2 to S3 Audio Gain and S3 to S2 Audio Gain THD on S2, Input in S3 Aux. input pins open circuit FM input as for APA50 No de-emphasis, No pre-emphasis No noise reduction FM input as for APA50 50µs de-emphasis, 27kΩ//2.7nF load No pre-emphasis, No noise reduction FM input as for APA50 75µs de-emphasis, 27kΩ//2.7nF load No pre-emphasis, No noise reduction FM input as for APA50 J17 de-emphasis, 36kΩ 4.7kΩ 8.2nF load No pre-emphasis, No noise reduction 1kHz 2V PP - 1kHz from Aux input pins 1 1 60 74 60 56 dB 69 dB Ω kΩ V VPP 30 18 44 4.8 2 55 1.55 2.42 2.0 3.4 4.0 VPP VPP VPP dB % 11/26 0056A-06.TBL AOL75S 2.0 3.4 4.0 AOL17S 2.0 3.3 4.0 AGAO THDA02 -1 0 0.04 +1 0.2 STV0056A DC AND AC ELECTRICAL CHARACTERISTICS (continued) (VCC = 12V, VDD = 5V, Tamb = 25oC unless otherwise specified) Symbol THDAOFM ZOUT L ZOUT H I/O VIL VIH VOL VOH LNBT LNBD RESET RTCCU RTCCD RTDDU RTDDD VIDC ZVI DEODC DEOMX DGV INVG VISOG DEBW DFG ITMOD End of Reset Threshold for VCC Start of Reset Threshold for VCC End of Reset Threshold for VDD Start of Reset Threshold for VDD VID IN VID IN Input Impedance DC Output Level (Pins VIDEEM) Max AC Level before Clipping (Pins VIDEEM) Gain error vs GV @ 100kHz Inverter Gain Video Input to SCART Outputs Gain Bandwidth for 1VPP input measured on Pins VIDEEM Differential Gain on Sync Pulses measured on Pins VIDEEM Intermodulation of FM subcarriers with chroma subcarrier Clamp Input Sink Current Clamp Input Source Current Output Level on any Output when 1VPP CVBS input is selected for any other output Output Buffer Gain (Pins S1 VID OUT, S2 VID OUT, S2 VID OUT) DC Output Level Video Output Impedance Sync Tip Level on Selected Outputs (Pins S1 VID OUT, S2 VID OUT) Sync Tip Level at S3 VID OUT with Black Level Adjust VDD VDD VCC VCC = 5V, VCC going up = 5V, VCC going down = 12V, VDD going up = 12V, VDD going down 2.25 7 2.25 2 -0.5 -0.9 -1 10 1 -60 8.7 7.9 3.8 3.5 2.45 11 2.45 2.65 14 2.65 V V V V V kΩ V VPP dB dB MHz % dB Low Level Input High Level Input Low Level Output High Level Output Tone Frequency Tone Signal Duty Cycle 0.8 2.4 Isink= 2mA Isource = 2mA No load connected on I/O 3.2 22.2 49 0.2 4.6 22.2 50 0.4 22.2 51 V V V V kHz % Parameter THD on S2 or S3 Audio Output Impedance Test Conditions FM input as for APA50 75µs de-emphasis, no ANRS Low impedance mode High impedance mode Min. Typ. Max. 0.3 60 44 1 100 55 Unit % Ω kΩ AUXILIARY AUDIO OUTPUT (Pins S2 OUT R, S2 OUT L, S3 OUT R, S3 OUT L) (continued) 30 COMPOSITE SIGNAL PROCESSING External load current < 1µA GV = 0dB, Reg 01 = 00 GV = 0 to 12.7dB, Reg 01 = 00 → 3F De-emphasis amplifier mounted in unity gain, Normal video selected @ - 3dB with GV = 0dB, Reg 01 = 00 GV = 0dB, 1VPP CVBS + 0.5VPP 25Hz sawtooth (input : VID IN) 7.02 and 7.2MHz sub-carriers, 12.2dB lower than chroma VIN = 3V VIN = 2V @ 5MHz 0 -1 0 0.5 -1.1 1 CLAMP STAGES (Pins CLAMP IN, S1, S2, S3 VID RTN) ISKC ISCC XTK 0.5 40 1 50 -60 1.5 60 µA µA dB VIDEO MATRIX BFG DCOLVH ZOUT HV VCL @ 100kHz High impedance mode High impedance mode 1VPP CVBS through 10nF on input Register 4 b6 b7 00 01 10 11 1.87 2 0 23 1.3 2.13 0.2 30 1.55 V kΩ V 16 1.05 VCL S3 1.36 1.52 1.67 1.84 V V V V 12/26 0056A-07.TBL STV0056A PIN INTERNAL CIRCUITRY S1 VID RTN, S2 VID RTN, S3 VID RTN, CLAMP IN 50µA source is active only when VIDIN < 2.7V. Figure 1 VDD 9V 50µA UNCL DEEM Same as above but with no black level adjustment and slightly different gain. Figure 4 60Ω VCC 12V S1 VID RTN S2 VID RTN S3 VID RTN CLAMP IN 10kΩ 1 1µA 1 0056A-08.EPS 4 UNCL DEEM IN 2.3mA GND 0V 10kΩ 25kΩ VREF 2.4V 16.7kΩ GND 0V 0056A-11.EPS VDD 5V GND 0V S3 VID OUT I black level is I2C programmable from source 16µA to sink 33µA equivalent to an offset voltage of -150mV to + 300mV. The 60Ω collector resistor is for short cct. protection. Figure 2 60Ω VCC 12V VIDEEM1 Ron of the transistor gate is ≈10kΩ. Figure 5 6µ/2µ 10µ/2µ VIDEEM1 1 0056A-12.EPS 4 S3 VID OUT VID MUX 2.3mA GND 0V 10kΩ 25kΩ VREF 2.4V 0056A-09.EPS 125µA 16.7kΩ I Black Level GND 0V VIDEEM2 / 22kHz Ron of the transistor gate is ≈10kΩ. Figure 6 6µ/2µ 10µ/2µ S1 VID OUT, S2 VID OUT Same as above but with no black level adjustment. Figure 3 60Ω VCC 12V VIDEEM2/2 2kHz 1 125µA 4 S1 VID OUT S2 VID OUT VID MUX 2.3mA GND 0V 10kΩ 20kΩ VREF 2.4V 0056A-10.EPS VDD 5V 100µ/2µ 60µ/2µ 22kHz 20kΩ GND 0V 13/26 0056A-13.EPS STV0056A PIN INTERNAL CIRCUITRY (continued) VID IN Figure 7 VREF 2.4V 10kΩ VID IN 0.5pF GND 0V 0056A-14.EPS S2 OUT L, S2 OUT R, S3 OUT L, S3 OUT R Same as above but with gain fixed at +6dB. Figure 11 Audio 2.4V Bias + 1 85µA 6.5kΩ 20kΩ S2 OUT L S2 OUT R S3 OUT L S3 OUT R PK OUT R, PK OUT L Figure 8 VDD 9V 3.4V Audio 1 0056A-15.EPS GND 0V Clamp S2 RTN L, S2 RTN R, S3 RTN L, S3 RTN R 4.8V bias voltage is the same as the bias level on the audio outputs. Figure 12 25kΩ S2 RTN L S2 RTN R S3 RTN L S3 RTN R 4.8V PK OUT R PK OUT L 1 Peak Detector 5kΩ 50µA Figure 9 VDD 9V FC L FC R 1 1 0056A-16.EPS FM IN The other input for each channel is internally biased in the same way via 10kΩ to the 2.4V VREF . Figure 13 10kΩ 2.4V FM IN 10kΩ Left Channel 1 50 µA 0056A-20.EPS Ivar VOL OUT R, VOL OUT L Audio output with volume and scart driver with +12dB of gain for up to 2VRMS. The opamp has a push-pull output stage. Figure 10 Audio 2.4V Bias 30kΩ 30kΩ 4.8V 0056A-17.EPS Right Channel 1 50 µA VOL OUT R VOL OUT L IREF The optimum value if IREF is 50µA ±2% so an external resistor of 47.5kΩ ±1% is required. Figure 14 0056A-21.EPS 15kΩ GND 0V 2.4V 1 IREF 14/26 0056A-19.EPS FC L, FC R Ivar is controlled by the peak det audio level max. ±15µA (1VPP audio). 1 0056A-18.EPS 20kΩ STV0056A PIN INTERNAL CIRCUITRY (continued) I/O / 22kHz The input is TTL compatible. The output is tri-stateable. Figure 15 180 µ/2µ I/O/22kHz 205Ω MUX 22kHz 100 µ/2µ ESD 10 µ/2µ 0056A-22.EPS HA Pull-down current for SDIP42. Input with CMOS levels. Figure 19 205Ω IIC Reg 91 µ/2µ 25µ/2µ 0056A-26.EPS HA ESD 150 µA GND 0V 10µ/2µ SCL This is the input to a Schmitt input buffer made with a CMOS amplifier. Figure 16 205Ω SCL ESD 0056A-23.EPS XTL Figure 20 3 460Ω 2 2 460Ω 3 24µ/4µ XTL 750µA 5pF 500µA GND 0V 750µA 0056A-27.EPS 0056A-29.EPS 0056A-28.EPS SDA Input same as above. Output pull down only : relies on external resistor for pull-up. Figure 17 SDA 600 µ/2µ GND 0V 205Ω ESD 0056A-24.EPS CPUMP L, CPUMP R An offset on the PLL loop filter will cause an offset in the two 1µA currents that will prevent the PLL from drifting-off frequency. Figure 21 100µA CPUMP L CPUMP R Dig Synth 24µ/4µ 1µA Loop Filter Tracking 1µA VCO Input J17 L, J17 R, U75 L, U75 R I1 - I2 = 2 x audio / 18kΩ. eg 1VPP audio : ±55µA. The are internal switches to match the audio level of the different standards. Figure 18 100µA DET L, DET R I2 - I1 = f (phase error). Figure 22 I2 0056A-25.EPS J17 L J17 R U75 L U75 R I1 DET L DET R I2 I1 15/26 STV0056A PIN INTERNAL CIRCUITRY (continued) AMPLK L, AMPLK R, AGC L, AGC R I2 and I1 from the amplitude detecting mixer. Figure 23 To VCA I2 AMPLK L AMPLK R I1 0056A-30.EPS 5µA 2 10kΩ 160µA V REF 2.4V AGC L AGC R V GND Doubled bonded : - One pad is connected to power-up all of the video mux and I/O. - The second pad is only as a low noise GND for the video input. VDD 5V, GND 5V Connected to XTL oscillator and the bulk of the CMOS logic and 5V ESD. A GND Doubled bonded : - One pad connected to the left VCO, dividers, mixers and guard ring. the guard connection is star connected directly to the pad. - The second pad is connected to both AGC amps and the deemphasis amplifiers, frequency synthesis and FM deviation selection circuit for both channels. A 12V Doubled bonded : - One pad connected to the ESD and guard ring. - The second pad is connected to the main power for all of the audio parts. A GND R Boubled bonded : - One pad connected to the right VCO, dividers, mixers and guard ring. The guard connection is star connected directly to the pad. - The second pad is connected to the bias block, audio noise reduction, volume, mux and ESD. A third bond wire on this pin is connected directly to the die pad (substrate). Figure 27 V 12V Video Pads V GND VREF The 400µA source is off during stand-by mode. Figure 24 Vbg 1.2V 4 10kΩ 400 µA 0056A-31.EPS VREF (2.4V) 10kΩ GND 0V LEVEL L, LEVEL R Figure 25 VREF 2.4V SW Audio 49kΩ 49kΩ 50kΩ 100µA 1 0056A-32.EPS LEVEL R LEVEL L PK IN L, PK IN R Figure 26 VREF 2.4V 1 67kΩ 0056A-33.EPS PK IN R PK IN L V DD 5V To Peak Det 100µA Vpp BIP 10vpl Vmm 205Ω Digital Pads DZPN1 DZPN1 DZPN1 + BIP 12V - GND 5V V 12V Doubled bonded (two bond wires and two pads for one package pin) : - One pad is connected to all of the 12V ESD and video guard rings. - The second pad is connected to power up the video block. 16/26 A GND L A 12V Audio Pads Substrate A GND R 0056A-34.EPS STV0056A I2C PROTOCOL 1) WRITING to the chip S-Start Condition P-Stop Condition CHIP ADDR - 7 bits. Programmable 06H or 46H (STV0056A only) with Pin HA. W-Write/Read bit is the 8th bit of the chip address. A-ACKNOWLEDGE after receiving 8 bits of data/adress. REG ADDR DATA REG ADDR/A/DATA/A Example : S 06 W A 00 A 55 A 01 A 8F A P Address of register to be written to, 8 bits of which bits 3, 4, 5, 6 & 7 are ’X’ or don’t care ie only the first 3 bits are used. 8 bits of data being written to the register. All 8 bits must be written to at the same time. can be repeated, the write process can continue untill terminated with a STOP condition. If the REG ADDR is higher than 07 then IIC PROTOCOL will still be met (ie an A generated). 2) READING from the chip When reading, there is an auto-increment feature. This means any read command always starts by reading Reg 8 and will continue to read the following registers in order after each acknowledge or until there is no acknowledge or a stop. This function is cyclic that is it will read the same set of registers without re-addressing the chip. There are two modes of operation as set by writing to bit 7 of register 0. Read 3 registers in a cyclic fashion or all 5 registers in a cyclic fashion. Note only the last 5 of the 11 registers can be read. Reg0 bit 7 = L ⇒ Start / chip add / R / A / Reg 8 / A / Reg 9 / A / Reg 0A / A / Reg 8 / A / Reg 9 / A / Reg 0A /... / P / Reg0 bit 7 = H ⇒ Start / chip add / R / A / Reg 8 / A / Reg 9 / A / Reg 0A / A / Reg 7 / A / Reg 6 / A / Reg 8 / A / Reg 9 / A / Reg 0A / A / Reg 7 / A / Reg 6 / ... / P / CONTROL REGISTERS Reg 0 write only Bit (default 00HEX) 0 L Select 5 bits audio volume control 00H = MUTE 1 L Select 5 bits audio volume control 01H = -26.75dB 2 L Select 5 bits audio volume control : : : : : 3 L Select 5 bits audio volume control 1.25dB steps up to 4 L Select 5 bits audio volume control 1FH = +12dB 5 L Audio mux switch K4 - ANRS I/P select (L = PLL) 6 L Audio mux switch K3 - ANRS select (L = no ANRS, H = ANRS) 7 L L = read 3 registers, H = read 5 registers Reg 1 write only Bit (default 00HEX) 0 L Select video gain bits 1 L Select video gain bits 00H = 0dB 2 L Select video gain bits 01H = +0.202dB 3 L Select video gain bits 02H = +0.404dB 4 L Select video gain bits n = + 0.202 dB * n 5 L Select video gain bits 3FH = + 12.73 dB 6 L Selected video invert (H = inverted, L = non inverted) 7 L Video deemphasis 1 / Video deemphasis 2 (L : VID De-em 1) 17/26 STV0056A CONTROL REGISTERS (continued) Reg 2 write only Bit (default F7HEX) 0 H Select video source for scart 1 O/P 1 H Select video source for scart 1 O/P 2 H Select video source for scart 1 O/P 3 L Select 4.000MHz or 8.000MHz clock speed (L = 8MHz) 4 H Select audio source for volume output (Switch K1) 5 H Select audio source for volume output (Switch K1) 6 H Select Left/Right/Stereo for volume output 7 H Select Left/Right/Stereo for volume output Reg 3 write only Bit (default F7HEX) 0 H Select video source for scart 2 O/P 1 H Select video source for scart 2 O/P 2 H Select video source for scart 2 O/P 3 L Video deemphais 2 / 22kHz (H : 22kHz) 4 H Select audio source for Scart 2 output (Switch K5) 5 H Select audio source for Scart 2 output (Switch K5) 6 H Audio deemphasis select (Switch K2) 7 H Audio deemphasis select (Switch K2) Reg 4 write only Bit (default BFHEX) 0 H Select source for video decoder O/P 1 H Select source for video decoder O/P 2 H Select source for video decoder O/P 3 H Stand-by or low power mode (H = low power) 4 H Select audio source for Scart 3 output (Switch K6) 5 H Select audio source for Scart 3 output (Switch K6) 6 L Black level adjust on Scart 3 video 7 H Black level adjust on Scart 3 video Reg 5 write only Bit (default B5HEX) 0 H FM deviation selection -- default value for 50kHz modulation 1 L FM deviation selection 2 H FM deviation selection 3 L FM deviation selection 4 H FM deviation selection 5 H FM deviation selection (L = double the FM deviation) 6 L Select 22kHz for I/O (Pin 29 / STV0056A) 7 H Select TP50a (H) or I/O (Pin 29 / STV0056A). TP50a for test only. Reg 6 write/read Bit (default 86HEX) 0 L Status of I/O 1 H Select data direction of I/O 1 ( H = output) 2 H Select frequency synthesizer 1 OFF/ON (L = OFF) 3 L Select frequency synthesizer 2 OFF/ON (L = OFF) 4 L Select RF source (L = OFF) to FM det 1 5 L Select RF source (L = OFF) to FM det 2 6 L Select frequency for PLL synthesizer - LSB (bit 0) of 10-bit value 7 H Select frequency for PLL synthesizer - bit 1 of 10-bit value 18/26 STV0056A CONTROL REGISTERS (continued) Reg 7 write/read Bit (default AFHEX) 0 H Select frequency for PLL synthesizer - bit 2 of 10-bit value 1 H Select frequency for PLL synthesizer 2 H Select frequency for PLL synthesizer 3 H Select frequency for PLL synthesizer 4 L Select frequency for PLL synthesizer 5 H Select frequency for PLL synthesizer 6 L Select frequency for PLL synthesizer 7 H Select frequency for PLL synthesizer - bit 9, MSB (10th bit) of 10-bit value Reg 8 Bit 0 1 2 3 4 5 6 7 read only Subcarrier detection (DET 1) (L = No subcarrier) Not used Read frequency of watchdog 1 - LSB (bit 0) of 10-bit value Read frequency of watchdog 1 - bit 1 of 10-bit value Subcarrier detection (DET 2) (L = No subcarrier) Not used Read frequency of watchdog 2 - bit 0 of 10-bit value Read frequency of watchdog 2 - bit 1 of 10-bit value Reg 9 read only Bit (default AFHEX) 0 Read frequency of watchdog 1 - bit 2 of 10-bit value 1 Read frequency of watchdog 1 2 Read frequency of watchdog 1 3 Read frequency of watchdog 1 4 Read frequency of watchdog 1 5 Read frequency of watchdog 1 6 Read frequency of watchdog 1 7 Read frequency of watchdog 1 - bit 9, MSB (10th bit) of 10-bit Reg 0A read only Bit 0 Read frequency of watchdog 2 - bit 2 of 10-bit value 1 Read frequency of watchdog 2 2 Read frequency of watchdog 2 3 Read frequency of watchdog 2 4 Read frequency of watchdog 2 5 Read frequency of watchdog 2 6 Read frequency of watchdog 2 7 Read frequency of watchdog 2 - bit 9, MSB (10th bit) of 10-bit 19/26 STV0056A CONTROL REGISTERS (continued) Video Mux Truth Tables Register 2 ⇒ Scart 1 video output control Register 3 ⇒ Scart 2 video output control Register 4 ⇒ Scart 3 decoder output control The truth table for the three scart outputs are the same. Register 2/3/4 Bit 0 0 0 0 1 1 1 1 Bit 0 0 1 1 0 0 1 1 Register 4 Bit 0 1 0 1 Bit 0 0 1 1 -150mV 0 (default) +150mV +300mV Bit 0 1 0 1 0 1 0 1 Baseband video De-emphasized video Normal video Scart 3 return Scart 2 return Scart 1 return Nothing selected High Z or low power (default) Black Level Adjust on Scart 3 Video Output Audio Mux Truth Tables Register 2 Bit 0 1 0 1 Bit 0 0 1 1 Register 3 Bit 0 1 0 1 Bit 0 0 1 1 Register 0 Bit 0 1 X X Bit X X 0 1 Register 3 Bit 0 1 0 1 Bit 0 0 1 1 Register 4 Bit 0 1 0 1 Bit 0 0 1 1 A C B C A B A B A B ANRS I/O Select Noise reduction OFF Noise reduction ON (default) I/P = PLL I/P = Scart 3 return Switch K5/Audio Source Selection for Scart 2 Aux Audio Output PLL output Scart 3 return Audio deemphasis (K2 switch O/P) High Z or low power state (default) Switch K6/Audio Source Selection for Scart 3 Audio Decoder Output PLL output Audio deemphasis (K2 switch O/P) Scart 2 return High Z or low power state (default) A C B B Audio Deemphasis No deemphasis J17 50µs 75µs (default) Switch K3 & K4 A C B Switch K1/Audio Source Selection for Volume Output Volume Output Audio deemphasis (K2 switch O/P) Scart 2 return Scart 3 return High Z or low power (default) Switch K2/Audio Deemphasis 20/26 STV0056A CONTROL REGISTERS (continued) Register 2 Bit 0 1 1 Bit 0 0 1 Left / Right / Stereo on Volume Output Mono left / channel 1 Mono right / channel 2 Stereo left & right (default) Register 5 : FM Deviation Selection 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Selected Nominal Carrier Modulation Bit 5 = 0 Do not use Do not use Do not use Cal. set. (2V) 592kHz 534kHz 484kHz 436kHz 396kHz 358kHz 322kHz 292kHz 266kHz 240kHz 218kHz 196kHz 179kHz 161kHz 146kHz 122kHz 120kHz 109kHz 98kHz 89kHz 78kHz 71kHz 65kHz 58kHz 53kHz 48.6kHz 43.8kHz 39.6kHz Bit 5 = 1 cal : do not use = 0.3373V offset on VCO cal : do not use = 0.3053V offset on VCO cal : do not use = 0.2763V offset on VCO calibration setting (1V offset on VCO) 296kHz modulation 267kHz modulation 242kHz 218kHz 198kHz 179kHz 161kHz 146kHz 133kHz 120kHz 109kHz 98.3kHz 89.7kHz 80.9kHz 73.1kHz 66.0kHz 60.0kHz 54.4kHz = default power up state 49.1kHz 44.3kHz 39.8kHz 35.9kHz 32.4kHz 29.1kHz 26.7kHz 24.3kHz 21.9kHz 19.7kHz Example : Default power up state 54.4kHz ⇒ ±54.4kHz. Register 1 Bit 0 0 1 1 Register 3 Bit 0 1 0 1 Deemphasis 1 (default) Deemphasis 1 + 22kHz Deemphasis 2 Deemphasis 2 Video Deemphasis/22kHz Register 5 Bit 0 0 1 1 Bit 0 1 0 1 Digital I/O (STV0056A pin 29) I/O (refer to Register 6 Bit Bit ) 22kHz Do not use (for test only) (default) 22kHz 21/26 STV0056A FM DEMODULATION SOFTWARE ROUTINE With the STV0056A circuit, for each channel, three steps are required to acheive a FM demodulation : - 1st step :To set the demodulation parameters : • FM deviation selection, • Subcarrier frequency selection. - 2nd step : To implement a waiting loop to check the actual VCO frequency. - 3rd step :To close the demodulation phase locked loop (PLL). Refering to the FM demodulation block diagram (page 12), the frequency synthesis block is common to both channels (left and right) ; consequently two complete sequences have to be done one after the other when demodulating stereo pairs. Detailed Description Conventions : - R = Stands for Register - B = Stands for Bit Example : R05 B2 = Register 05, Bit 2 For clarity, the explanations are based on the follo win g exa mple : st ereo pa ir 7 . 02MHz /L 7.20MHz/R, deviation ±50kHz max. 1st STEP (LEFT) : SETTING THE DEMODULATION PARAMETERS A. The FM deviation is selected by loading R5 with the appropriate value. (see R5 truth table). NB : Very wide deviations (up to ±592kHz) can be accomodated when R5 B5 is low. Corresponding bandwidth can be calculated as follows : Bw ≈ 2 (FM deviation + audio bandwidth) Bw ≈ 2 (value given in table + audio bandwidth) In the example : R5 Bits 7 6 5 4 3 2 1 0 X X 1 1 0 1 1 0 B. The subcarrier frequency is selected by launching a frequencysynthesis (the VCO is driven to the wanted frequency). This operation requires two actions : - To connect the VCO to the frequency synthesis loop. Refering to the FM block diagram (page 12): • SW4 closed ⇒ R6 B2 = H • SW3 to bias ⇒ R6 B4 = L • SW2 to bias ⇒ R6 B3 = L • SW1 opened ⇒ R6 B5 = L - To load R7 and R6 B6 B7 with the value corresponding to the left channel frequency. This 10 bits value is calculated as follows : Subcarrier frequency = coded value x 10kHz (10kHz is the minimum step of the frequency synthesis function) Considering that the tunning range is comprised between 5 to 10MHz, the coded value is a number between 500 and 1000 (210 = 1024) then 10 bits are required. Example : 7.02MHz = 702 x 10kHz 702 ⇒ 1010 1111 10 ⇒ AF + 10 R7 is loaded with AF and R6 B6 : L, R6 B7 : H. The Table 1 gives the setting for the most common subcarrier frequencies. Table 1 : Frequency Synthesis Register Setting for the Most Common Subcarrier Frequencies Subcarrier Frequency (MHz) 5.58 5.76 5.8 5.94 6.2 6.3 6.4 6.48 6.5 6.6 6.65 6.8 6.85 7.02 7.20 7.25 7.38 7.56 7.74 7.85 7.92 8.2 8.65 Register 7 (Hex) 8B 90 91 94 9B 9D A0 A2 A2 A5 A6 AA AB AF B4 B5 B8 BD C1 C4 C6 CD D8 Register 6 Bit 7 1 0 0 1 0 1 0 0 1 0 0 0 0 1 0 0 1 0 1 0 0 0 0 Bit 6 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 0 1 22/26 STV0056A FM DEMODULATION SOFTWARE ROUTINE (continued) 2nd STEP (LEFT) : VCO FREQUENCY CHECKING (VCO) This second step is actually a waiting loop in which the actual running frequency of the VCO is measured. To exit of this loop is allowed when : Subcarrier Frequency - 10kHz ≤ Measured Frequency ≤ Subcarrier Frequency + 10kHz (± 10kHz is the maximum dispersion of the frequency synthesis function). In practice, R8 B2 B3 and R9 are read and compared to the value loaded in R6 B6 B7 and R7 ±1 bit. Note : The duration of this step depends on how large is frequency difference between the start frequency and the targeted frequency. Typically : - the rate of change of the VCO frequency is about 3.75MHz/s (Cpump = 10µF) - In addition to this settling time, 100ms must be added to take into account the sampling period of the watchdog. 3rd STEP (LEFT) The FM demodulationcan bestarted by connecting the VCO to the phase locked loop (PLL). In practice : - SW3 closed ⇒ R6 B4 = H - SW4 opened ⇒ R6 B2 = L After this sequence of 3 steps for left channel, a similar sequence is needed for the right channel. Note : In the sequence for the right, there is no need to again select the FM deviation (once is enough for the pair). General Remark Before to enable the demodulated signal to the audio output, it is recommanded to keep the muting and to check whether a subcarrier is present at the wanted frequency. Such an information is available in R8 B0 and R8 B4 which can be read. Two different strategies can be adopted when enabling the output : - Either both left and right demodulated signals are simultaneously authorized when both channel are ready. - Or while the right channel sequenceis running, the already ready left signal is sent to the left and right outputs and the real stereo sound L/R is output when both channelsare ready. This second option gives sound a few hundreds of ms before the first one. 23/26 SEL56185MHz LPF made by TDK / Japan : VCR SCART TV SCART 24/26 20 21 DECODER SCART STV0056A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 J3 1 3 5 7 9 11 13 15 17 19 21 1 3 5 7 9 11 13 15 17 19 21 R102 75Ω 2 4 6 8 10 12 14 16 18 20 C101 220nF J2 R6 75Ω 2 4 6 8 10 12 14 16 18 20 C4 220nF J1 C7 2.2µF R5 68Ω R J6 C8 2.2µF C6 2.2µF C5 2.2µF L V CCV Q2 BC547 V J4 Q101 BC547 R2 68Ω Q1 BC547 V CCV VCCV J5 C103 2.2µF R103 68Ω C104 2.2µF C105 2.2µF C102 2.2µF TDK FILTER SEL5618 C11 8.2nF R4 470Ω R101 470Ω C3 2.2µF R3 470 Ω C2 2.2µF 1 2 3 R16 1k Ω R11 1.5k Ω R10 10kΩ R9 5.1k Ω C12 100pF R15 1kΩ + C13 10µF 16V JP12 C100 220nF C26 10µF 16V V CCV R100 75Ω J7 TUNER INPUT C25 100pF R17 470Ω C23 8.2nF R48 75Ω R18 1kΩ L4 47 µH 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 C24 27pF C56 100nF C64 1.5nF C65 100nF R58 43kΩ AUDIO STEREO MATRIX BROADBAND VIDEO PROCESSOR VIDEO MATRIX R59 1.2MΩ STV0056A TWO-CHANNEL FM DEMODULATOR AND I2C DECODER DEEMPHASIS NOISE REDUCTION TYPICAL APPLICATION (3 SCARTS, PAL/SECAM Europe Apllication) J8 I/O 1 CLOCK 1 INPUT J9 22kHz GENERATOR 29 35 + VDD C43 100nF C29 22pF 4MHz or 8MHz Crystal C41 10µF 16V VCCA 30 36 37 38 39 40 41 42 43 44 45 31 32 33 34 46 47 48 49 + 50 C50 10µF 16V 51 52 53 54 55 56 R57 24kΩ R50 47.5kΩ 1% R53 43kΩ C60 1.5nF 5V SDA SCL GND J10 1 2 3 4 C66 47pF C65 47pF R60 1.2MΩ C66 100nF C115 220nF C45 100nF R36 560kΩ C42 100nF J11 5V 1 GND 1 J12 L1 22µH VDD + C31 220µF 16V C30 100nF C63 220nF R37 560kΩ C58 100nF C112 100nF R54 3.3kΩ R114 3.3k Ω R51 560kΩ R113 560kΩ C114 8.2nF VCCV R117 24kΩ C62 8.2nF J13 L2 22µH 12V 1 GND 1 J14 + C33 220µF 16V C32 100nF VCCA C108 8.2nF C37 22pF C48 22pF C38 22pF R115 1.5k Ω C113 1.5nF C39 2.7nF Q103 BC557 R116 10kΩ R56 10kΩ Q4 BC557 R55 1.5kΩ C61 1.5nF + C35 220µF 16V C34 100nF C107 8.2nF R104 4.7kΩ R105 36kΩ R107 4.7kΩ R106 36kΩ R32 82kΩ R33 180kΩ R34 27kΩ + R39 27kΩ C46 2.7nF R40 180kΩ C47 22pF VCCA R41 82kΩ C40 470µF 16V 0056A-35.EPS STV0056A TWIN TUNER APPLICATION Easy parallel connection of the outputs to the scarts without any additional switching hardware. This configuration is possible due to the high impedance mode that can be selected for each audio and video outputs. Video TUNER 1 32 I 2 C Bus S T V 0 0 5 6 A 8 9 7 TV SCART 6-10 12-14 27-28 Audio 2 Video VCR SCART Audio 2 Video TUNER 2 5V 32 27-28 25/26 0056A-36.EPS S T V 0 0 5 6 A 8 9 7 DECODER SCART 6-10 12-14 Audio 2 STV0056A PACKAGE MECHANICAL DATA 56 PINS - PLASTIC SHRINK DIP Dim. A A1 B B1 C D D1 E E1 K1 K2 L e1 N Min 0.51 0.35 0.75 0.20 – mm Typ Max 5.08 0.59 1.42 0.36 Min 0.020 0.014 0.030 0.008 – inches Typ Max 0.200 0.023 0.056 0.014 52.12 – 13.72 – – 1.78 – 18.54 – – 3.81 2.052 – – – 2.54 – – .100 – – 0.070 – 0.730 0.540 – – 0.150 SDIP56.TBL Number of Pins 56 Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without noti ce. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. © 1996 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system confo rms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. 26/26 PMSDIP56.WMF