0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TDA7403D

TDA7403D

  • 厂商:

    STMICROELECTRONICS(意法半导体)

  • 封装:

    SOIC20

  • 描述:

    IC PROCESSOR BASIC SIGNAL SO-20

  • 数据手册
  • 价格&库存
TDA7403D 数据手册
TDA7403 ® BASIC SIGNAL PROCESSOR DEVICE INCLUDES AUDIO PROCESSOR, STEREO DECODER AND NOISEBLANKER HIGH PERFORMANCE SIGNAL PROCESSOR WITH BASIC FUNCTIONS AM, FM, (MPX) AND CASSETTE INPUTS NO EXTERNAL COMPONENTS REQUIRED FULLY PROGRAMMABLE VIA I2C BUS LOW DISTORTION AND NOISE ) s ( ct u d o SO20 DESCRIPTION The TDA7403 is a high performance signal processor specifically designed for car radio applications focused on the low-end market. The device includes a complete audioprocessor and a stereo decoder with noiseblanker. Switched-capacitors design technique allows to obtain all these features without external components or adjustments. Using TDA7403 results is in a very performant low-cost signal processing ) (s t c u BLOCK DIAGRAM AM CASS R 8 d o r o s b CASS L 2 t e l o application The device is fully programmable by I2C bus interface allowing to customize key device parameters and especially filter characteristics. The BICMOS process combined with the optimized signal processing assure low noise and low distortion performances. s b O SM 11 P e let 1 r P e ORDERING NUMBER: TDA7403D VOLUME SOFT MUTE TREBLE OUT LF BASS OUT RR OUT RF INPUT MULTIPLEXER + AUTO ZERO O OUT LR 17 19 16 18 12 I2C BUS DIGITAL CONTROL 13 OUT LR OUT LF OUT RR OUT RF SCL SDA FM R FM L MPX VS 9 15 PILOT CANCELLATION 80KHz LP SUPPLY 14 GND November 2002 PLL 20 CREF PIL DET DEMODULATOR + STEREO ADJUST + STEREO BLEND 25KHz LP S&H HIGH CUT CONTROL D NOISE BLANKER PULSE FORMER A 10 LEVEL D98AU918 1/25 TDA7403 ABSOLUTE MAXIMUM RATINGS Symbol VS Tamb Tstg Parameter Value Operating Supply Voltage Unit 10.5 V Operating Ambient Temperature Range -40 to 80 °C Operating Storage Temperature Range -55 to 150 °C SUPPLY Symbol VS IS SVRR Parameter Test Condition Supply Voltage Supply Current Min. Typ. Max. Unit 7.5 25 9 30 10 35 V mA Audioprocessor (all filters flat) 60 Stereodecoder + Audioprocessor 55 ) s ( ct VS = 9V Ripple Rejection @ 1KHz ESD All pins are protected against ESD according to the MIL883 standard. dB dB u d o r P e PIN CONNECTION t e l o CASS R 1 CASS L 2 20 CREF 19 OUT LF 18 OUT RF 17 OUT LR 5 16 OUT RR N.C. 6 15 VS N.C. 7 14 GND AM 8 13 SDA MPX 9 12 SCL 10 11 SM N.C. du N.C. P e t e l o s b O LEVEL )- s ( t c N.C. ro s b O 3 4 D98AU919 THERMAL DATA Symbol Rth-j pins 2/25 Parameter Thermal Resistance Junction-pins Max Value Unit 85 °C/W TDA7403 PIN DESCRIPTION N. Name 1 CASSR Cassette Input Right I 2 CASSL Cassette Input Left I 3 n.c. not connected 4 n.c. not connected 5 n.c. not connected 6 n.c. not connected 7 n.c. not connected 8 AM AM Input 9 MPX 10 LEVEL 11 SM 12 Function Type ) s ( t I FM Input (MPX) c u d Level Input Stereodecoder Soft Mute Drive 2 I C Clock Line SCL 2 13 SDA I C Data Line 14 GND Supply Ground 15 VS Supply Voltage 16 OUTRR Right Rear Speaker Output 17 OUTLR Left Rear Speaker Output 18 OUTRF Right Front Spaeaker Output 19 OUTLF Left Front Speaker Output 20 CREF Reference Capacitor Pin s ( t c O ) bs e t e ol o r P I I I I/O I/O S S O O O O S u d o (1) See input configuration tree and databyte specification "configuration" Pin type legenda: r P e I = Input O = Output t e l o I/O = Input/Output S = Supply s b O 3/25 TDA7403 DC gain programmable 7 x 2dB steps AUDIO PROCESSOR PART Input Multiplexer MPX input Cassette stereo input AM mono Treble Control 2nd order frequency response Center frequency programmable in 4 steps 7 x 2dB steps Volume control 1dB attenuator Max. gain 20dB Max. attenuation 79dB Soft-step gain control Speaker Control 4 independent speaker controls (1dB steps control range 50dB) Bass Control 2nd order frequency response Center frequency programmable in 4(5) steps ) s ( ct Mute Functions Direct mute driven by pin SM Digitally controlled softmute with 4 programmable time constants u d o r P e Min. Typ. Max. Unit 70 2.2 100 2.6 130 KΩ VRMS 80 100 -1 0 ELECTRICAL CHARACTERISTICS (VS = 9V; Tamb = 25°C; RL = 10KΩ; all gains = 0dB; f = 1KHz; unless otherwise specified). Symbol t e l o Parameter Test Condition INPUT SELECTOR Rin VCL Input Resistance Clipping Level SIN Input Separation GIN MIN GIN MAX Min. Input Gain GSTEP VDC bs all inputs except Phone Max. Input Gain Step Resolution O ) du DC Steps o r P VOLUME CONTROL e t e ol GMAX AMAX Max Gain Max Attenuation ASTEP EA Step Resolution Attenuation Set Error s b O ET VDC s ( t c Tracking Error DC Steps Adjacent Gain Step GMIN to GMAX G = -20 to 20dB G = -60 to 20dB -1.25 -4 Adjacent Attenuation Steps From 0dB to GMIN dB 1 dB 14 2 dB dB 0 1 mV mV 20 79 dB dB 1 0 0 1.25 3 dB dB dB 0.1 0.5 2 3 5 dB mV mV SOFT MUTE AMUTE TD Mute Attenuation Delay Time VTHlow Low Threshold for SM Pin (1) VTHhigh RPU VPU High Threshold for SM Pin Internal Pull-up Resistor Pull-up Voltage 4/25 T1 T2 70 100 0.48 0.96 dB ms ms T3 T4 40.4 324 ms ms V 1 2.5 70 100 4.7 130 V KΩ V TDA7403 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter Test Condition Min. Typ. Max. Unit SOFT STEP TSW Switch Time 10 ms ±14 2 60 70 80 100(2) 1 1.25 1.5 2 0 4.4 dB dB Hz Hz Hz Hz BASS CONTROL CRANGE ASTEP fC Control Range Step Resolution Center Frequency QBASS Quality Factor DCGAIN Bass-Dc-Gain fC1 fC2 fC3 fC4 Q1 Q2 Q3 Q4 DC = off DC = on u d o TREBLE CONTROL CRANGE ASTEP fC Control Range Step Resolution Center Frequency SPEAKER ATTENUATORS fC1 fC2 fC3 fC4 CRANGE ASTEP AMUTE EE VDC Control Range Step Resolution Output Mute Attenuation Attenuation Set Error DC Steps r P e AUDIO OUTPUTS t e l o VCLIP RL CL ROUT VDC s b O r P e let o s b O ) s ( t c u d o ) s ( ct Adjacent Attenuation Steps Clipping Level Output Load Resistance Output Load Capacitance Output Impedance DC Voltage Level d = 0.3% Output Noise BW = 20 Hz to 20 KHz output muted BW = 20 Hz to 20 KHz all gain = 0dB all gain = 0dB flat; VO = 2VRMS bass treble at 12dB; VO = 2.6VRMS VIN = 1VRMS; all stages 0dB VIN = 1VRMS; Bass & Treble = 12dB ±14 2 10 12.5 15 17.5 dB dB KHz KHz KHz KHz 50 1 80 dB dB dB dB mV 0.1 2.2 2 dB dB 3 10 2.6 30 3.8 10 120 VRMS KΩ nF Ω V GENERAL eNO S/N d SC ET Signal to Noise Ratio Distortion Channel separation Left/Right Total Tracking Error 80 AV = 0 to -20dB AV = -20 to -60dB 5 µV 10 µV 106 96 dB dB 0.002 0.05 100 0 0 % % dB dB dB 1 2 1) SM pin is active low (mute condition) 2) See description of Audioprocessor Part - Bass & Treble filter characteristics programming 5/25 TDA7403 DESCRIPTION OF THE AUDIOPROCESSOR Figure 1. Input stages CASSETTE IN GAIN 100K AM 100K STEREODECODER MPX ) s ( ct 100K D98AU951 Input stages The input circuits are the same as in preceeding ST audioprocessors with exception of the CD inputs (see figure 1). The typical input impedance is 100kΩ. AutoZero In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain stage would be transferred or even amplified to the output. To avoid that effect a special offset cancellation stage called AutoZero is implemented. To avoid audible clicks the audioprocessor is muted before the loudness stage during this time. In some cases, for example if the µP is executing a refresh cycle of the I2C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7403 could be switched in the "Auto Zero Remain" mode (Bit 6 of the subaddress byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment value remains. )- s ( t c u d o e t e ol Pr s b O u d o Figure 2. Softmute Timing r P e t e l o EXT. MUTE 1 s b O +SIGNAL REF -SIGNAL 1 I2C BUS OUT Time D97AU634 Note: Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal. Figure 3. Soft Step Timing VOUT 2dB Softmute The digitally controlled softmute stage allows muting/demuting the signal with a I2C bus programmable slope. The mute process can either be activated by the softmute pin or by the I2C bus. The slope is realized in a special S shaped curve to mute slow in the critical regions (see figure 2). For timing purposes the Bit 3 of the I2C bus output register is set to 1 from the start of muting until the end of demuting. 6/25 1dB Time 10ms -1dB -2dB D97AU635 Note: For steps more than 1dB the softstep mode should be deactivated because it could generate a 1dB error during the blend-time TDA7403 Softstep Volume When volume level is changed often an audible click appears at the output. The root cause of those clicks could be either a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the Softstep feature both kinds of clicks could be reduced to a minimum and are no more audible (see figure 3). Bass There are three parameters programmable in the bass stage (see figs 4, 5, 6, 7): - Attenuation - Center Frequency (60, 70, 80 and 100Hz) - Quality Factors (1, 1.25, 1.5 and 2) DC Mode In this mode the DC gain is increased by 4.4dB. In addition the programmed center frequency and quality factor is decreased by 25% which can be used to reach alternative center frequencies or quality factors. Treble There are two parameters programmable in the treble stage (see figs 8, 9): - Attenuation - Center Frequency (10, 12.5, 15 and 17.5kHz). ) s ( ct Speaker Attenuator Due to practical aspects the steps in the speaker attenuators are not linear over the full range. At attenuations more than 24dB the steps increase from 1.5dB to 10dB (please see data byte specification). u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O 7/25 TDA7403 Figure 4. Bass Control @ fc = 80Hz, Q = 1 Figure 5. Bass Center @ Gain = 14dB, Q = 1 15.0 15.0 10.0 12.5 5.0 10.0 7.5 0.0 5.0 -5.0 ) s ( ct 2.5 -10.0 0.0 u d o 10.0K 1.0K 10.0K -15.0 10.0 100.0 1.0K 10.0K 10.0 100.0 r P e 1.0K Figure 6. Bass Quality factors @ Gain = 14dB, fc = 80Hz Figure 7. Bass normal and DC Mode @ Gain = 14dB, fc = 80Hz 15.0 15.0 t e l o 12.5 12.5 s b O 10.0 10.0 ) (s 7.5 t c u 5.0 od 2.5 0.0 ete 10.0 100.0 Pr 1.0K 7.5 5.0 2.5 0.0 10.0 10.0K l o s 100.0 Note: In general the center frequency, Q and DC-mode can be set independently. The exception from this rule is the mode (5/xx1111xx) where the center frequency is set to 150Hz instead of 100Hz. Figure 8. Treble Control @ fc = 17.5KHz Figure 9. Treble Center Frequencies @ Gain = 14dB 15.0 15.0 10.0 12.5 5.0 10.0 b O 7.5 0.0 5.0 -5.0 2.5 -10.0 0.0 -15.0 10.0 8/25 100.0 1.0K 10.0K 10.0 100.0 1.0K 10.0K TDA7403 STEREODECODER PART Dedicated RDS Softmute Highcut and Stereoblend characterisctics programmable in a wide range Internal Noiseblanker with threshold controls Multipath detector with programmable internal/external influence I2C bus control of all necessary functions No external components necessary PLL with adjustment free fully integrated VCO Automatic pilot dependent MONO/STEREO switching Very high suppression of intermodulation and interference Programmable Roll-Off compensation ELECTRICAL CHARACTERISTICS (VS = 9V; deemphasis time constant = 50µs, VMPX = 500mV, 75KHz deviation, f = 1KHz. GI = 6dB, Tamb = 25°C; unless otherwise specified). Symbol VIN Rin Gmin Gmax GSTEP SVRR α THD S+N N Parameter MPX Input Level Input Resistance Minimum Input Gain Max Input Gain Step Resolution Supply Voltage Ripple Rejection Max Channel Separation Total Harmonic Distortion Signal plus Noise to Noise Ratio Pilot Threshold Voltage Pilot Threshold Voltage Pilot Threshold Voltage Pilot Threshold Voltage t c u d o r PLL ∆f/f P e Typ. 0.5 100 3.5 11 2.5 60 50 0.05 86 ) s ( ct Max. 1.25 u d o r P e s b O S = 2Vrms for Stereo, PTH = 1 for Stereo, PTH = 0 for Mono, PTH = 1 for Stereo, PTH = 0 Capture Range t e l o Min. t e l o Vripple = 100mv, f = 1khz ) (s MONO/STEREO SWITCH VPTHST1 VPTHST0 VPTHMO1 VPTHMO0 Test Condition Input Gain = 3.5dB 15 25 12 19 0.5 Unit VRMS KΩ dB dB dB dB dB % dB mV mV mV mV % DEEMPHASIS and HIGHCUT τHC50 bs O Deemphasis Time Constant τHC75 Deemphasis Time Constant τHC50 Highcut Time Constant τHC75 Highcut Time Constant Bit = 7, Subadr. 10 = 0 VLEVEL >> VHCH Bit = 7, Subadr. 10 = 1 VLEVEL >> VHCH Bit = 7, Subadr. 10 = 0 VLEVEL >> VHCL Bit = 7, Subadr. 10 = 1 VLEVEL >> VHCL 50 µs 75 µs 150 µs 225 µs 5 3300 0 10 0.67 33 58 8.4 V ppm dB dB dB %REF5V %REF5V %REF5V STEREOBLEND and HIGHCUT-CONTROL REF5V TCREF5V LGmin LGmax LGstep VSBLmin VSBLmax VSBLstep Internal Reference Voltage Temperature Coefficient Min. LEVEL Gain Max. LEVEL Gain LEVEL Gain Step Resolution Min.Voltage for Mono Max. Voltage for Mono Step Resolution 9/25 TDA7403 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter Test Condition Min. Typ. Max. Unit STEREOBLEND and HIGHCUT CONTROL VHCHmin VHCHmax VHCHstep VHCLmin VHCLmax Min.Voltage for NO Highcut Max. Voltage for NO Highcut Step Resolution Min. Voltage for FULL High cut Max. Voltage for FULL High cut 42 66 8.4 17 33 Carrier and harmonic suppression at the output %REF5V %REF5V %REF5V %VHCH %VHCH α19 α38 α57 α76 Pilot Signal Subcarrier Subcarrier Subcarrier f = 19KHz f = 38KHz f = 57KHz f = 76KHz 50 75 62 90 α2 α3 fmod = 10KHz; fspur = 1KHz; fmod = 13KHz; fspur = 1KHz; Pilot Signal t e l o Traffic Radio (Note 2) α57 Signal f = 57KHz s b O SCA - Subsidiary Communications Authorization (Note 3) α67 Signal f = 67KHz ) (s ACI - Adjacent Channel Interference (Note 4) α114 α190 Signal Signal Notes to the characteristics: t c u f = 114KHz f = 190KHz u d o r P e Intermodulation (Note1) ) s ( ct dB dB dB dB 65 75 dB dB 70 dB 75 dB 95 84 dB dB d o r 1. Intermodulation Suppression: measured with: 91% pilot signal; fm = 10kHz or 13kHz. 2. Traffic Radio (V.F.) Suppression: measured with: 91% stereo signal; 9% pilot signal; fm=1kHz; 5% subcarrier (f = 57kHz, fm = 23Hz AM, m = 60%) P e t e l o 3. SCA ( Subsidiary Communications Authorization ) measured with: 81% mono signal; 9% pilot signal; fm = 1kHz; 10%SCA - subcarrier ( fs = 67kHz, unmodulated ). 4. ACI ( Adjacent Channel Interference ) measured with: 90% mono signal; 9% pilot signal; fm =1kHz; 1% spurious signal ( fs = 110kHz or 186kHz, unmodulated). s b O 10/25 TDA7403 NOISE BLANKER PART internal 2nd order 140kHz high pass filter programmable trigger threshold additional circuits for trigger adjustment (deviation, field-strenght) very low offset current during hold time four selectable pulse suppression times ELECTRICAL CHARACTERISTICS (continued) Symbol VTR VTRNOISE VRECT Parameter Trigger Threshold 0) 1) Test Condition meas. with VPEAK = 0.9V Min. NBT = 111 NBT = 110 NBT = 101 NBT = 100 NBT = 011 NBT = 010 NBT = 001 NBT = 000 NCT = 00 NCT = 01 NCT = 10 NCT = 11 Noise Controlled Trigger Threshold 2) meas. with VPEAK = 1.5V Rectifier Voltage VMPX = 0mV VMPX = 50mV; f = 150KHz VMPX = 100mV; f = 150KHz means. with OVD = 11 VMPX = 800mV OVD = 10 (75KHz dev.) OVD = 01 OVD = 00 FSC = 11 means. with VMPX = 0mV FSC = 10 VLEVEL
TDA7403D 价格&库存

很抱歉,暂时无法提供与“TDA7403D”相匹配的价格&库存,您可以联系我们找货

免费人工找货
TDA7403D

库存:0