0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TDA7462D013TR

TDA7462D013TR

  • 厂商:

    STMICROELECTRONICS(意法半导体)

  • 封装:

    SOIC28

  • 描述:

    IC AUDIOPROCESSOR DUAL 28-SOIC

  • 数据手册
  • 价格&库存
TDA7462D013TR 数据手册
TDA7462 ® DUAL AUDIOPROCESSOR WITH COMPANDER AND SUBWOOFER OUTPUT FULLY INTEGRATED AUDIOPROCESSOR 5 STEREO + 1 MONO INPUTS FOUR INDEPENDENT SPEAKER OUTPUTS DYNAMIC COMPRESSION STAGE FOR CD SUBWOOFER OUTPUT SOFTSTEP FEATURE FOR VOLUME VOICE-BAND FILTER DIRECT MUTE AND SOFTMUTE PAUSE DETECTOR FULLY PROGRAMMABLE BY I2C BUS INTERFACE DESCRIPTION The TDA7462 is a high performance audioprocessor with fully integrated audio filters. The digital control allows the programming of all filter characteristics in a wide range without the need of external components. New innovative features are included , a dynamic compression stage to ) (s d o r P e CD R+ CD L- CD L+ let CD R- 7 so PDR PDGND b O PDL SE1L SE1R SE2R SE2L MD+ MD- SEM/SE3L SE3R PAUSE 9 10 6 11 1 2 u d o SO28 r P e ORDERING NUMBER: TDA7462D t e l o optimize audio response of CD sources an additional output channel for subwoofer and a separate source selector for rear channel. The use of a dedicated BICMOS process makes signal processing very linear thus achieving low distortion and low noise figures. s b O t c u BLOCK DIAGRAM 8 ) s ( ct MUTE 5 26 IN-GAIN + AUTO ZERO LOUDNESS VOLUME SOFT MUTE VOICE-BANDPASS TREBLE BASS HP LP FRONT SELECTOR FRONT FADER 22 FRONT FADER 21 REAR FADER 19 REAR FADER 20 COMPANDER INPUT MULTIPLEXER + MIXING-STAGE 13 REAR SELECTOR 12 3 IN-GAIN LOUDNESS 4 18 28 SUBWOOFER LP 27 23 MONO FADER SUBWOOFER OUT 17 25 PAUSE DETECT. BEEP DIGITAL CONTROL I2C BUS 24 OUT LF OUT RF OUT RR OUT RL SUBOUT+ SUBOUT- SDA SCL SUPPLY 16 VS November 2001 15 GND 14 CREF D96AU864 1/25 TDA7462 ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Operating Supply Voltage VS Tamb Tstg Unit 10.5 V Operating Ambient Temperature Range -40 to 85 °C Operating Storage Temperature Range -55 to 150 °C SUPPLY Symbol Parameter VS IS SVRR Test Condition Supply Voltage Supply Current VS = 9V Ripple Rejection @ 1KHz Audioprocessor (all filters flat) Min. Typ. Max. Unit 7.5 25 9 30 10.2 35 V mA 60 ) s ( ct ESD All pins are protected against ESD according to the MIL883 standard. dB u d o r P e PIN CONNECTION t e l o SE1L 1 SE1R 2 MD+ 28 SE3L 27 SE3R t(s 26 MUTE 4 25 SDA 5 24 SCL CDL- 6 23 PAUSE CDR- 7 22 OUTLF CDR+ 8 21 OUTRF PDR 9 20 OUTLR PDGND 10 19 OUTRR PDL 11 18 SUBOUT+ SE2L 12 17 SUBOUT- SE2R 13 16 VS CREF 14 15 GND 3 c u d MDCDL+ e t e l o s b O s b O o r P )- D98AU865 THERMAL DATA Symbol Rth-j pins 2/25 Parameter Thermal Resistance Junction-pins Max Value Unit 85 °C/W TDA7462 PIN DESCRIPTION N. Name 1 SE1L Single Ended Input 1 Left Channel I 2 SE1R Single Ended Input 1 Right Channel I 3 MD+ Mono Differenzial Input + I 4 MD- Mono Differenzial Input - I 5 CDL+ CD Input Left Channel + I 6 CDL- CD Input Left Channel - I 7 CDR- CD Input Right Channel - I 8 CDR+ CD Input Right Channel + Type ) s ( t I 9 PDR 10 PDGND 11 PDL Pseudo Differential Input Right 12 SE2L Single Ended Input 2 Left Channel 13 SE2R Single Ended Input 2 Right Channel 14 CREF Stabilizer Capacitor Pin 15 GND Supply Ground 16 VS Supply Voltage 17 SUBOUT- 18 SUBOUT+ 19 OUTRR Speaker Output Right Rear O 20 OUTLR Speaker Output Left Rear O 21 OUTRF Speaker Output Right Front O 22 OUTLF Speaker Output Left Front O 23 PAUSE Pause Detector Output O 24 SCL I2C bus clock I e t e l 25 o s b 26 27 O Function 28 SDA MUTE Pseudo Differential Input Left c u d Pseudo Differential Common Ground Subwoofer Output - O ) bs Subwoofer Output + s ( t c du o r P 2 I C bus data e t e ol o r P I I I I I S S S O O I/O Softmute drive I SE3R Single Ended Input 3 Right Channel I SE3L Single Ended Input 3 Left Channel I Pin type legenda: I = Input O = Output I/O = Input/Output S = Supply 3/25 TDA7462 ELECTRICAL CHARACTERISTICS (VS = 9V; Tamb = 25°C; RL = 10KΩ; all gains = 0dB; f = 1KHz; unless otherwise specified). Symbol Parameter INPUT SELECTOR Rin Input Resistance VCL Clipping Level SIN Input Separation GIN MIN Min. Input Gain GIN MAX Max. Input Gain GSTEP Step Resolution VDC DC Steps Test Condition all inputs except Phone Adjacent Gain Step GMIN to GMAX Voffset Remaining offset with AutoZero DIFFERENTIAL CD STEREO INPUT Rin Input Resistance GCD Gain CMRR Common Mode Rejection Ratio eN Output Noise @ Speaker Output DIFFERENTIAL MD INPUT Rin Input Resistance CMRR Common Mode Rejection Ratio eN Output Noise @ Speaker Output DIFFERENTIAL PHONE INPUT Rin Input Resistance CMRR Common Mode Rejection Ratio Differential only at true differential input VCM = 1VRMS @ 1KHz VCM = 1VRMS @ 10KHz 20Hz to 20KHz flat; all stages 0dB e t e ol bs Differential VCM = 1VRMS @ 1KHz VCM = 1VRMS @ 10KHz 20Hz to 20KHz flat; all stages 0dB O ) s ( t c u d o BEEP CONTROL VRMS Beep Level Lower Beep Frequency fBMIN fBMAX Higher Beep Frequency MIXING CONTROL MLEVEL Mixing Level e t e ol Differential VCM = 1VRMS @ 1KHz VCM = 1VRMS @ 10KHz Pr ET VDC Tracking Error DC Steps LOUDNESS CONTROL ASTEP Step Resolution AMAX Max. Attenuation fCMIN Lower Center Frequency fCMAX Higher Center Frequency 4/25 Typ. Max. Unit 70 2.2 80 -1 13 0.5 -5 -10 100 2.6 100 0 15 1 1 6 0.5 130 KΩ VRMS dB dB dB dB mV mV mV 70 -1 -5 -11 40 40 100 0 -6 -12 70 60 9 130 1 -7 -13 KΩ dB dB dB dB dB µV 40 40 40 55 70 60 9 70 KΩ dB dB µV 70 35 35 100 70 60 130 KΩ dB dB 250 740 1.48 350 780 1.56 500 820 1.64 mV Hz KHz G = -20 to 20dB G = -80 to -20dB 1 17 1.5 5 10 ) s ( ct du o r P Main/Mix-Source s b O VOLUME CONTROL GMAX Max Gain AMAX Max Attenuation ASTEP Step Resolution EA Attenuation Set Error Min. 0/∞ -3.5/-9.6 -6/-6 -12/-2.5 30 -83 0 -0.75 -4 Adjacent Attenuation Steps From 0dB to GMIN 0.5 13 360 720 32 -79.5 0.5 0 0 dB dB dB dB 0.1 0.5 34 -75 1 0.75 3 2 3 5 dB dB dB dB dB dB mV mV 1 15 400 800 1.5 17 440 880 dB dB Hz Hz TDA7462 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter SOFT MUTE AMUTE Mute Attenuation TD Delay Time VTHlow VTHhigh RPD SOFT STEP TSW Test Condition Min. Typ. 80 20 70 100 0.48 0.96 30.7 123 2.5 70 100 r P e 0.16 0.32 0.64 1.28 2.56 5.12 10.2 20.4 ±14 0.5 54 63 72 90 0.9 1.1 1.3 1.8 -1 4 ±15 1 60 70 80 100 1 1.25 1.5 2 0 4.4 ±16 1.5 66 77 88 110 1.1 1.4 1.7 2.2 +1 6 dB dB Hz Hz Hz Hz ±13 1 8 10 12 14 ±14 2 10 12.5 15 17.5 ±15 3 12 15 18 21 dB dB KHz KHz KHz KHz -53 0.5 80 -2 50 1 90 -47 2 dB dB dB dB mV T1 T2 T3 T4 Low Threshold for SM Pin1 High Threshold for SM Pin Internal Pull-up Resistor Switch Time TSW1 TSW2 TSW3 TSW4 TSW5 TSW6 TSW7 TSW8 t e l o BASS CONTROL CRANGE Control Range ASTEP Step Resolution fC Center Frequency QBASS Quality Factor DCGAIN Bass-Dc-Gain t e l o TREBLE CONTROL CRANGE Control Range ASTEP Step Resolution fC Center Frequency s b O SPEAKER ATTENUATORS CRANGE Control Range ASTEP Step Resolution AMUTE Output Mute Attenuation EE Attenuation Set Error VDC DC Steps O ) fC1 fC2 fC3 fC4 Q1 Q2 Q3 Q4 DC = off DC = on s ( t c u d o r P e bs fC1 fC2 fC3 fC4 Adjacent Attenuation Steps Max. 1 2 50 170 1 dB ms ms ms ms V V KΩ ) s ( ct 130 ms ms ms ms ms ms ms ms u d o 0.1 Unit 2 5 dB dB 1) The SM pin is active low (Mute = 0) 5/25 TDA7462 ELECTRICAL CHARACTERISTICS (continued) Symbol Parameter FADER OUTPUTS VCLIP Clipping Level RL Output Load Resistance CL Output Load Capacitance ROUT Output Impedance VDC DC Voltage Level PAUSE DETECTOR VTH Zero Crossing Threshold Test Condition d = 0.3% Load resistance differential CL Capacitive load at each output CLMAX CDLMAX Capacitive load at each output Capacitive load differential od r P e t e l o DC Offset at pins VOffset ROUT Output Impedance VDC DC Voltage Level eNO Output Noise COMPANDER GMAX Max. Compander Gain s b O tATT Attack time tRel Release time VREF CF Compander Reference InputLevel (equals 0dB) Compression Factor fHP1 fHP2 fHP3 fHP4 fLP1 fLP2 ) (s 81 162 117 234 2.7 5.4 30 4.5 t e l o s b O -53 0.5 80 1VRMS; AC coupled; THD = 1% 2VRMS; AC coupled; THD = 1% 1VRMS; AC coupled; THD = 1% 2VRMS; AC coupled; THD = 1% CLMIN at each Output to Ground C LMAX at each Output to Ground CLMAX between Output terminals Output muted Vi < -40dB Unit 10 100 4.7 VRMS KΩ nF Ω V mV mV mV mV µA V ) s ( ct 35 90 180 130 260 3 6 99 198 143 286 3.3 6.6 Hz Hz Hz Hz kHz kHz -50 1 90 -47 1.5 2 5 dB dB dB dB mV 470 kΩ kΩ kΩ kΩ pF 10 5 nF nF 10 100 4.7 15 Ω V µV 1 1 2 2 4 -10 4.3 Output muted 20 40 80 160 25 3.0 Max. u d o r P e Adjacent Attenuation Steps 30 4.5 6 tAtt1 tAtt2 tAtt3 tAtt4 tRel1 tRel2 tRel3 tRel4 1kHz sine-wave 19 23 6 12 24 49 195 390 780 1.56 0.5 Output Signal/Input Signal 0.5 2) Steps are increasing if the attenuation is higher than 24dB. 6/25 2.6 15 t c u RDL 2.2 2 Window 1 Window 2 Window 3 Window 4 Lowpass corner frequency SUBWOOFER ATTENUATORS CRANGE Control Range ASTEP Step Resolution 2 AMUTE Output Mute Attenuation EE Attenuation Set Error DC Steps VDC DIFFERENTIAL OUTPUTS Load resistance at each output RL Typ. 4.3 IDELAY Pull-Up Current VTHP Pause Threshold VOICE BANDPASS fHP Highpass corner frequency fLP Min. dB dB ms ms ms ms ms ms ms s VRMS TDA7462 ELECTRICAL CHARACTERISTICS (continued) Symbol GENERAL eNO S/N d Parameter Test Condition Output Noise BW = 20 Hz to 20 KHz output muted BW = 20 Hz to 20 KHz all gain = 0dB single ended inputs all gains = 0dB flat; VO = 2VRMS bass treble at 12dB; a-weighted; VO = 2.6VRMS VIN = 1VRMS; all stages 0dB VIN = 1VRMS; Bass & Treble = 12dB Signal to Noise Ratio Distortion SC ET Channel separation Left/Right Total Tracking Error ) (s u d o ct r P e Mixing stage 4 step-mixing stage with phone or rear-selector as mix-signals t e l o s b O Loudness Second order frequency response Programmable center frequency and quality factor 15 x 1dB attenuation steps Selectable flat-mode (constant attenuation) Volume 0.5dB attenuion step 80dB control range Soft-step control with programmable times Compander Dynamic range compression for use with CD source Typ. Max. Unit 3 15 µV 10 20 µV 106 100 80 -1 -2 AV = 0 to -20dB AV = -20 to -60dB MAIN FEATURES SUMMARY Input Multiplexer One fully differential CD stereo input with switchable attenuation One quasi-differential stereo input Three single-ended stereo inputs One1 differential mono input In-Gain 0..15dB, 1dB step Internal Offsetcancellation (AutoZero) Separate source selector for rear channel Beep Internal beep with 2 frequencies Min. 0.005 0.05 100 0 0 dB dB o r P du ) s ( ct 0.1 0.1 1 2 % % dB dB dB 2:1 compression rate Max. gain 15dB e t e ol Bass 2nd order frequency response Center frequency programmable in 4 steps DC gain programmable 15 x 1dB steps s b O Treble 2nd order frequency response Center frequency programmable in 4 steps 7 x 2dB steps Voice Bandpass 2nd order Butterworth highpass filter with programmable cut-off frequency 2nd order butterworth lowpass filter with programmable cut-off frequency Speaker Four independent speaker controls in 1dB steps Control range 50dB Separate Mute drive Subwoofer Differential mono output Control range 50dB 2nd order lowpass filter Mute Functions Direct mute 7/25 TDA7462 FUNCTIONAL DESCRIPTION Input Stages Most of the input stages are similar to the others ST audioprocessors with exception of the CD inputs (see Figure 1). In fact there are some CD players in the market having a significant high source impedance which affects strongly on the common-mode rejection (CHRR) of the normal differential input stage. The additional buffer of the TDA7462 CD input avoids this drawback and Mute Functions Direct mute Digitally controlled softmute with 4 programmable mute times Pause Detector Programmable threshold Delay time defined by external capacitor Figure 1. Input Stage ) s ( ct 15K CD+ u d o 15K r P e 1 - 100K CD- t e l o + 1 15K 100K 15K PD+ ) (s 1 100K u d o PDGND r P e MDGND ct t e l o 15K s b O 15K + 15K 28K 15K 28K + - IN GAIN MD+ bs O 28K 28K SE1 100K SE2 100K SE3 100K D98AU866 8/25 TDA7462 offers the full common-mode rejection even with those CD players. AutoZero Stage In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the stage would be transferred or even amplified to the output. To avoid that effect, a special offset cancellation stage called AutoZero is implemented. This stage is located before the mixing block to eliminate all offsets generated by the input and the In-Gain (notice that externally generated offsets, e.g. generated through the leakage current of the coupling capacitors, are not cancelled). The auto-zeroing is started every time the databyte 0 is selected and takes a time of max. 0.3ms. To avoid audible clicking the audioprocessor is muted before the loudness stage during this time. AutoZero Remain In some cases, for example if the µP is executing a refresh cycle of the I2C bus programming, it is not useful to start a new AutoZero action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7462 could be switched in the AutoZeroRemain mode. If this bit is set to high, the databyte 0 could be loaded without invoking the AutoZero and the old adjustment value remains. ) s ( ct Full Mixing Stage The four-level mixing stage offers the possibility to mix the rear selector signal or the phone signal to any other source. Due to the fact that the mixing stage is located after the In-Gain stage fine adjustments of the main source level could be done in this way. u d o r P e t e l o Figure 2. Signal Flow of Mixing Stage. ) (s s b O t c u d o r P e t e l o s b O 9/25 TDA7462 Figure 3. Loudness Attenuation @ fc = 400Hz (second order) 0.0 -5.0 grammable slope. The mute process can either be activated by the SoftMute pin(SM) or by the I2C bus. This slope is realized in a special Sshaped curve to mute slow in the critical regions (see Figure 6). For timing purposes the Bit 3 of the I2C bus output register is set to 1 from the start of muting until the end of de-muting. Figure 6. Softmute Timing -10.0 -15.0 EXT. MUTE -20.0 10.0 100.0 1.0K ) s ( ct 1 10.0K Figure 4. Loudness Center frequency @ Attn. = 15dB (second order) u d o +SIGNAL r P e REF 0.0 -SIGNAL t e l o 1 -5.0 I2C BUS OUT -10.0 ) (s -15.0 t c u -20.0 10.0 100.0 1.0K d o r P e 10.0K Figure 5. Loudness @ Attn. = 15dB, fc = 400Hz t e l o (dB) D98AU844 s b O s b O Time D97AU634 Note: Please notice that a started Mute action is always terminated and could not be interrupted by a change of the mute signal. SoftStep Volume When the volume level is changed audible clicks could appear at the output. The root cause of those clicks could either be a DC offset before the volume stage or the sudden change of the envelope of the audio signal. With the SoftStep feature both kinds of clicks could be reduced to a minimum and are no more audible. The blend time from one step to the next is programmable in four steps. Figure 7. Soft Step Timing -5 VOUT -10 2dB 1dB -15 Time 10ms -1dB -20 10 100 1,000 Hz -2dB D97AU635 SoftMute The digitally controlled SoftMute stage allows muting/de-muting the signal with a I2C bus pro10/25 Note: For steps more than 1dB the softstep mode should be deactivated because it could generate a 1dB error during the blend-time TDA7462 FILTER CHARACTERISTICS (BASS, TREBLE, VOICE-BAND) Figure 8. Bass Control @ fc = 80Hz, Q = 1 Figure 9. Bass Center @ Gain = 14dB, Q = 1 15.0 15.0 12.5 10.0 10.0 5.0 7.5 0.0 ) s ( ct 5.0 -5.0 2.5 u d o -10.0 0.0 -15.0 10.0 100.0 1.0K 10.0K Figure 10. Bass Quality factors @ Gain = 14dB, fc = 80Hz 15.0 10.0 ) (s 10.0 7.5 ct u d o 5.0 2.5 0.0 10.0 l o s ete 100.0 1.0K 10.0K e t e ol 15.0 s b O 10.0 7.5 5.0 2.5 Pr 0.0 10.0 1.0K Pr Figure 11. Bass normal and DC Mode @ Gain = 14dB, fc = 80Hz 12.5 12.5 100.0 10.0K 100.0 1.0K Figure 12. Treble Control @ fc = 17.5KHz Figure 13. Treble Center Frequencies @ Gain = 14dB 15.0 15.0 10.0 12.5 b O 10.0K Note: The center frequency, Q and DC-mode can be set independently. 10.0 5.0 7.5 0.0 5.0 -5.0 2.5 -10.0 0.0 -15.0 10.0 100.0 1.0K 10.0K 10.0 100.0 1.0K 10.0K 11/25 TDA7462 Subwoofer Application Figure 14. Subwoofer Application with LPF 80/115Hz and HPF 90/130Hz VoiceBand Application Figure 15. VoiceBand Application with HPF 180/260Hz and LPF 3k/6kHz dB dB 0.0 0.0 -10.0 -10.0 -20.0 -20.0 -30.0 -30.0 -40.0 -40.0 -50.0 10.0 100.0 1.0K 10.0K Hz ) s ( ct -50.0 10.0 100.0 e t e ol Figure 16. Switchable configuration for Front/Rear processing ) (s Pr u d o 1.0K 10.0K Hz s b O t c u d o r P e t e l o s b O Speaker Attenuator Due to practical aspects the steps in the speakerattenuators are not linear over the full range. At attenuations more than 24dB the steps increase from 1.5dB to 10dB (see data byte specification). Subwoofer The Subwoofer output is a differential mono output with 6dB gain. The outgoing signal generated 12/25 80Hz/115Hz by adding the left and the right channel. The attenuator is exactely the same like the other speakers. In some applications it could be helpful to change the phase of this output by software. For this purpose a bit is available in the subwoofer byte to change the phase from 0° to 180°. TDA7462 Compander Stage To achieve the desired compression characteristic like shown below the volume has to be decreased by 4dB. Figure 17. Compander Characteristics dB 0 -8dB -10 1. Set the compander-hold bit 2. Wait the actual SoftStep time 3. Change the volume 4. Reset the compander-hold bit 2:1 Output Level -20 -38dB -30 The SoftStep times are (in compander ON condition) automatically adapted to the attach time of the Compander. In the following table the related SoftStep times are shown: -50 -60 0 -10 -20 -30 -40 ) s ( ct u d o 15dB -40 soft slope between adjacent steps. As mentioned in the description of this stage it is not recommended to change the volume during this slope. The compander-hold bit (Bit 7 in the subaddressbyte) is present to implement the volume change more easily. The recommended sequence for changing the volume level when compander feature is on is the following: -50 Input Level let r P e -60 Attack-Time dB 6ms When the compander is working a volume word coming from this stage is added to the I2C bus volume word and the volume is changed with a O ) o s b SoftStep Time 0.16ms 12ms 24ms 0.32ms 0.64ms 48ms 1.28ms s ( t c u d o r P e t e l o s b O 13/25 TDA7462 read / write transmission) - a subaddress byte - a sequence of data (N-bytes + acknowledge) - a stop condition (P) - the max. Clock Speed is 500kbits/s I2C BUS INTERFACE DESCRIPTION Interface Protocol The interface protocol comprises: - a start condition (S) - a chip address byte (the LSB bit determines CHIP ADDRESS 8 Bit MSB SUBADDRESS 8 Bit LSB MSB S 1 0 0 0 1 0 0 R/W ACK I3 LSB I2 I1 I0 A3 S = Start R/W = "0" -> Receive Mode (Chip could be programmed by µP) "1" -> Transmission Mode (Data could be received by µP) ACK = Acknowledge P = Stop TRANSMITTED DATA (send mode) MSB X X X SM = Soft mute activated ST = Stereo X = Not Used ST t e l o s b O s ( t c SM u d o r P e 14/25 )- LSB X DATA 1 ... DATA n 8 Bit X X A2 A1 A0 MSB LSB ACK ) s ( ct DATA ACK P u d o The transmitted data is automatic updated after each ACK. Transmission can be repeated without new chipaddress. r P e Reset Condition A Power On reset (POR) is invoked if the supply voltage is below than 3.5V. After that the following data is written automatically into the registers of all subaddresses: t e l o s b O MSB 1 LSB 1 1 1 1 1 1 0 The programming after POR is marked bold-face / underlined in the programming tables. With this programming all the outputs are muted to VREF (VOUT = VDD/2). TDA7462 SUBADDRESS (receive mode) MSB LSB I3 I2 I1 I0 A3 A2 A1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 ) (s t c u 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 FUNCTION A0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Compander Hold1 off on AutoZero Remain2 off on Testmode3 off on Auto-Increment Mode4 off on Main Selector Main Loudness Volume Bass-Config./Treble Bass Speaker attenuator LF Speaker attenuator RF Rear Selector Rear Loudness Speaker attenuator LR Speaker attenuator RR Subwoofer SoftMute/Mixing Compander Configuration Testing ) s ( ct u d o r P e t e l o s b O For more information see Compander section For more information see AutoZero section 3 For more information see Test Programming block 4 If this bit is set to "1", the subaddress is automatically incremented after the transmission of a data-byte. Therefore a transmission of more than one byte without sending the new subaddress is possible. d o r 2 P e t e l o s b O 15/25 TDA7462 DATA BYTE SPECIFICATION Main Selector MSB LSB D7 D6 D5 1 1 : 0 0 1 1 : 0 0 D4 1 1 : 0 0 D3 D2 D1 D0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 0 : 1 0 Source Selector Mono Differential Single Ended 1 Full Differential Single Ended 2 Pseudo Differential Single Ended 3 Mute beep Input Gain 15dB 14dB : 1dB 0dB Pause Source Selector Single Ended 3 Pseudo Differential ) s ( ct u d o r P e t e l o 0 1 Main Loudness ) (s MSB D7 D6 D5 D4 ct D3 u d o r P e t e l o s b O 0 1 FUNCTION 0 1 0 1 0 1 0 0 : 1 1 s b O LSB D2 D1 D0 0 0 : 1 1 0 0 : 1 1 0 1 : 0 1 LOUDNESS Attenuation 0dB -1dB : -14dB -15dB Filter on off (flat) Center Frequency 400Hz 800Hz Loudness Q First order Second order SoftStep Volume off on Note: The attenuation is specified at high frequencies. Around the center frequency the value is different depending on the programmed attenuation (see Loudness frequency response). 16/25 TDA7462 Volume MSB ATTENUATION LSB D7 D6 D5 D4 D3 D2 D1 D0 0 0 : 0 0 0 : 0 0 0 : 1 1 0 0 : 0 0 0 : 0 1 1 : 1 1 0 0 : 0 0 0 : 1 0 0 : 0 0 0 0 : 1 1 1 : 1 0 0 : 1 1 0 0 : 1 1 1 : 1 0 0 : 1 1 0 0 : 0 0 0 : 1 0 0 : 1 1 0 0 : 0 0 1 : 1 0 0 : 1 1 0 1 : 0 1 0 : 1 0 1 : 0 1 Gain/Attenuation +32.0dB (Note) +31.5dB : +20.0dB +19.5dB +19.0dB : +0.5dB 0.0dB - 0.5dB : -79.0dB -79.5dB ) s ( ct u d o r P e Note: It is not recommended to use a gain more than 20dB for system performance reason. In general, the max. gain should be limited by software to the maximum value, which is needed for the system. Bass Configuration. & Treble Programming MSB D6 D5 D4 D3 D2 0 0 : 0 0 1 1 : 1 1 0 0 : 1 1 1 1 : 0 0 r P e t e l o s b O 0 1 0 1 0 0 1 1 0 1 0 1 D1 )- s ( t c u d o 0 0 1 1 s b O LSB D7 0 0 : 1 1 1 1 : 0 0 t e l o BASS & TREBLE ATTENUATION D0 0 1 : 0 1 1 0 : 1 0 Treble Steps -14dB -12dB : -2dB 0dB 0dB +2dB : +12dB +14dB Treble Center Frequency 10.kHz 12.5kHz 15.0kHz 17.5kHz Bass Center Frequency 60Hz 70Hz 80Hz 100Hz 17/25 TDA7462 Bass Programming MSB D7 LSB D6 0 0 1 1 D5 D4 D3 D2 D1 D0 0 0 : 0 0 1 1 : 1 1 0 0 : 1 1 1 1 : 0 0 0 0 : 1 1 1 1 : 0 0 0 0 : 1 1 1 1 : 0 0 0 0 : 0 1 1 0 : 1 0 0 1 0 1 Note: For more information please refer to section Bass description Speaker Attenuation Front (left & right channel) ) (s MSB D6 s b O u d o s b O LSB D4 D3 D2 D1 D0 0 0 : 0 0 0 0 0 0 0 0 0 1 0 0 : 1 1 1 1 1 1 1 1 1 0 0 : 0 1 1 1 1 1 1 1 1 0 0 : 1 0 0 0 0 1 1 1 1 0 0 : 1 0 0 1 1 0 0 1 1 0 1 : 1 0 1 0 1 0 1 0 1 d o r t c u 0 1 For this Bass Center-Frequency must be programmed to 100Hz 18/25 ) s ( ct t e l o D5 P e t e l o Bass Steps -15dB -14dB : -1 dB 0 dB 0 dB +1 dB : +14dB +15dB Bass Q Factor 1 1.25 1.5 2 Bass DC-Mode off on r P e 0 1 D7 BASS ATTENUATION ATTENUATION/BASS CF Attenuation 0dB -1dB : -23dB -24.5dB -26dB -28dB -30dB -32dB -35dB -40dB -50dB Speaker Mute Bass Center-Frequency (only Speaker LF) 1) Bass 150Hz Bass 100Hz TDA7462 Rear Selector LSB MSB D7 D6 1 1 : 0 0 D5 1 1 : 0 0 D4 1 1 : 0 0 D3 D2 D1 D0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 0 : 1 0 MSB s b O LSB D7 D6 D5 D4 D3 0 0 : 1 1 e t e ol 0 1 0 1 Pr 0 1 )- D2 s ( t c u d o bs ) s ( ct u d o t e l o Rear Loudness 0 1 Source Selector Mono Differential Single Ended 1 Full Differential Single Ended 2 Pseudo Differential Single Ended 3 Mute Beep Input Gain 15dB 14dB : 1dB 0dB must be "1" r P e 1 O FUNCTION 0 0 : 1 1 D1 0 0 : 1 1 FUNCTION D0 0 0 : 1 1 Attenuation 0dB -1dB : -14dB -15dB Filter on off Center Frequency 400Hz 800Hz Loudness Order First Order Second Order Beep Frequency 781Hz 1.56kHz Note: The programming of the Main- and Rear-Selector as well as the Main- and Rear-Loudness is exactly the same, except the MSB’s. 19/25 TDA7462 Speaker Attenuation Rear (left & right channel) MSB D7 LSB D6 D5 D4 D3 D2 D1 D0 0 0 : 0 0 0 0 0 0 0 0 0 1 0 0 : 1 1 1 1 1 1 1 1 1 0 0 : 0 1 1 1 1 1 1 1 1 0 0 : 1 0 0 0 0 1 1 1 1 0 0 : 1 0 0 1 1 0 0 1 1 0 1 : 1 0 1 0 1 0 1 0 1 0 1 ) (s see Figure 16 Switch RearSel see Figure 16 Switch SubwSel t c u d o r P e t e l o s b O 20/25 ) s ( ct u d o t e l o 0 1 2) Atenuation 0dB -1dB : -23dB -24.5dB -26dB -28dB -30dB -32dB -35dB -40dB -50dB Speaker Mute Input Signal for Rear Speaker (only Spkr LR)1) Rear Channel Main Channel Subw. Low-Pass Frequency (only Spkr RR) 80Hz 115Hz Input Signal for Subwoofer (only Spkr RR)2) Rear Channel Main Channel r P e 0 1 1) FUNCTION s b O TDA7462 Subwoofer LSB MSB D7 D6 D5 D4 D3 D2 D1 D0 0 0 : 0 0 0 0 0 0 0 0 0 1 0 0 : 1 1 1 1 1 1 1 1 1 0 0 : 0 1 1 1 1 1 1 1 1 0 0 : 1 0 0 0 0 1 1 1 1 0 0 : 1 0 0 1 1 0 0 1 1 0 1 : 1 0 1 0 1 0 1 0 1 SoftMute and Mixing ) (s MSB D5 D4 ct D3 u d o e t e ol s b O 0 0 1 1 0 0 1 1 0 1 0 1 ) s ( ct u d o t e l o 0 1 D6 Attenuation 0dB -1dB : -23dB -24.5dB -26dB -28dB -30dB -32dB -35dB -40dB -50dB Speaker Mute Subwoofer Phase 180° 0° Subwoofer Low-Pass Filter off on r P e 0 1 D7 FUNCTION Pr 0 1 0 1 0 1 D2 D1 s b O LSB D0 0 1 0 0 1 1 0 1 0 1 FUNCTION Mute enable SoftMute disable SoftMute Mute Times 0.48ms 0.96ms 30.7ms 122.8ms Mixing Source Rear-Selector Phone Mixing Level (Main/Mix-Source) -12/-2.5dB -6/-6dB -3.5/-9.6dB 0/∞ CD Full-Differential Gain -12dB -6dB -6dB 0dB 21/25 TDA7462 Compander MSB D7 LSB D6 D5 D4 D3 D2 D1 0 1 0 0 1 1 0 0 1 1 0 1 0 1 0 0 1 1 r P e t e l o 0 1 ) (s 0 1 u d o 0 1 0 1 0 1 0 1 Activity off on Attack Times 6ms 12ms 24ms 49ms Release Times 195ms 390ms 780ms 1.56s SoftStep Time 1) 160µs 320µs 640µs 1.28ms 2.56ms 5.12ms 10.2ms 20.4ms Max. Compander Gain 23dB 19dB Compander Input Rear Selector (after Rear InGain) Front Selector (after Front InGain) ) s ( ct 0 1 0 1 0 0 1 1 0 0 0 0 1 1 1 1 FUNCTION D0 s b O t c u 1) Only possible if the Compander is off (Bit D0 set to 0) d o r Configuration MSB D7 D6 let P e o s b D5 D4 LSB D3 0 0 1 1 0 1 0 1 0 1 22/25 0 1 0 1 D1 0 1 0 1 FUNCTION D0 0 1 O 0 0 1 1 D2 Pause Detector off on Pause ZC Window 160mV 80mV 40mV 20mV Voice-Band Low-Pass Enable Filter off Filter on Voice-Band Low-Pass Frequency 3kHz 6kHz Voice-Band High-Pass Enable Filter off Filter on High-Pass Cut-Off-Frequency 90Hz 180Hz 130Hz 260Hz TDA7462 Testing MSB D7 LSB D6 D5 D4 D3 D2 D1 FUNCTION D0 Main Testmode Switch 1) off on Test Multiplexer Compander Log-Amp. Output Compander Low-Pass Output Compander DAC Output internal 200kHz Clock not allowed not allowed internal Bandgap Voltage not allowed Compander Testmode off on Clock external internal must be "1" 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 u d o 0 1 r P e 0 1 1 ) s ( ct t e l o 1 s b O 1) To avoid inadvertently programming of the Main-Testmode as well the Compander testmode it is mandatory to set the Bit 5 in the subaddress-byte to high at the same time. ) (s Figure 18. Application Circuit. r P e 10µF t e l o TAPEL s b O 100nF 100nF TAPER 100nF PHONE+ 100nF PHONE100nF CDL+ 100nF CDL100nF CDR100nF CDR+ od t c u STDL SE1R MD+ MD- CDL+ CDL- CDR- CDR+ SE2R 12 14 = 100nF SE2L SE1L + 10µF 100nF CREF STDR GND 13 100nF 15 - 9V VS 16 22 21 1 20 2 19 3 18 4 17 5 25 24 6 26 7 28 8 27 10 9 PDR 100nF PDGND 22µF 11 PDL EXTGND OUTLF OUTLF OUTRF OUTRF OUTLR OUTLR OUTRR SUBOUT+ SUBOUT- OUTRR 100nF SUBOUT+ 100nF SUBOUT- SDA SDA SCL SCL MUTE SM SE3L SE3R AMMONO 100nF 23 PAUSE 100nF PAUSE 47nF EXTR VCC D98AU867 EXTL 23/25 TDA7462 mm DIM. MIN. TYP. A inch MAX. MIN. TYP. 2.65 MAX. 0.104 a1 0.1 0.3 0.004 0.012 b 0.35 0.49 0.014 0.019 b1 0.23 0.32 0.009 0.013 C 0.5 c1 0.020 ) s ( ct 45° (typ.) D 17.7 18.1 0.697 0.713 E 10 10.65 0.394 0.419 e 1.27 0.050 e3 16.51 0.65 F 7.4 7.6 0.291 0.299 L 0.4 1.27 0.016 0.050 ) (s 8 ° (max.) S t c u d o r P e t e l o s b O 24/25 OUTLINE AND MECHANICAL DATA u d o r P e s b O t e l o SO28 TDA7462 ) s ( ct u d o r P e t e l o ) (s s b O t c u d o r P e t e l o s b O Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com 25/25
TDA7462D013TR 价格&库存

很抱歉,暂时无法提供与“TDA7462D013TR”相匹配的价格&库存,您可以联系我们找货

免费人工找货