TDA7463A
LOW VOLTAGE TONE CONTROL
DIGITALLY CONTROLLED AUDIO PROCESSOR
1
■
■
FEATURES
Figure 1. Package
2 STEREO INPUT
1 STEREO OUTPUT
TREBLE BOOST
BASS CONTROL
BASS AUTOMATIC LEVEL CONTROL
VOLUME CONTROL IN 1dB STEPS
MUTE
STAND-BY FUNCTION SOFTWARE
CONTROLLED
ALL FUNCTION ARE PROGRAMMABLE VIA
SERIAL BUS
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
2 DESCRIPTION
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
■
■
■
■
■
■
■
SO20
Table 1. Order Codes
Part Number
Package
TDA7463A
SO20
be adjusted by a dedicated pin. The control of all
the functions is accomplished by serial bus.
The AC signal setting is obtained by resistor networks and switches combined with operational
amplifiers.
The TDA7463A is a volume tone (bass and treble)
processor for quality audio applications in Low
voltage supply portable systems.
Thanks to the used BIPOLAR/CMOS Technology,
Low Distortion, Low Noise and DC stepping are
obtained.
Bass ALC (Automatic Level Control) function can
Figure 2. Application & Test Circuit
R5
5.6K
C14 3.3nF
TREBLE-R
BASSI-R
17
C1 0.47µF
IN2-R
IN1-R
100nF
C13
C12
16
BASSO-R
15
RB
18
50K
C2 0.47µF
100nF
INPUT
SELECT
-63dB
CONTROL
0/-10dB
x1
19
BASS
TREBLE
14
OUT-R
x5
50K
VS
BASS_ALC
CONTROL
C3 0.47µF
ALC
20
HALF_WAVE
RECTIFIER
10
SCL
9
SDA
C4 0.47µF
2
C5 0.47µF
IN2-L
3
BASS
DGND
SCL
SDA
OUT-L
0/-10dB
50K
RB
4
C6
3.3nF
6
BASSI-L
C7
100nF
11
BASSO-L
C8
100nF
R2
5.6K
VS
SUPPLY
VREF
5
TREBLE-L
D99AU1049
June 2004
VS
2
3
7
x1
-63dB
CONTROL
1
4
x5
TREBLE
50K
R4
1KΩ
I2C BUS DECODER + LATCHES
+
R1
1M
IN1-L
I2C
VS
R3
1KΩ
GND
VS
1
C10
100nF
12
C11
100µF
CREF
C9
22µF
REV. 4
1/12
TDA7463A
Table 2. Absolute Maximum Ratings
Symbol
VS
Tamb
Tstg
Parameter
Operating Supply Voltage
Operating Ambient Temperature
Storage Temperature Range
Value
Unit
5
V
0 to 70
°C
-55 to 150
°C
Figure 3. Pin Connection
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
VS
1
20
ALC
IN1-L
2
19
IN1-R
IN2-L
3
18
IN2-R
TREBLE-L
4
17
TREBLE-R
BASSI-L
5
16
BASSI-R
BASSO-L
6
15
BASSO-R
OUT-L
7
14
OUT-R
N.C.
8
13
N.C.
SDA
9
12
CREF
SCL
10
11
GND
D99AU1050
Table 3. Thermal Data
Symbol
Rth j-pin
Parameter
Thermal Resistance Junction-pins
Value
Unit
85
°C/W
Table 4. Quick Reference Data
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
2.4
3
V
VS
Supply voltage
1.8
VCL
Max. input signal handling
0.2
THD
Total Harmonic Distortion
V = 0.1Vrms ; f = 1KHz
S/N
Signal to Noise Ratio
Vout = 0.1Vrms (mode = OFF
80
dB
Sc
Channel Separation
f = 1KHz
80
dB
Volume control
(1dB step)
-63
0
dB
-10dB damping
-10
0
dB
-14dB
0
14
dB
Treble Control
0
8
dB
Bass Control
0
14
dB
8
dB
mute attenuation
2/12
Vrms
0.1
100
%
TDA7463A
Table 5. Electrical Characteristcs (refer to the test circuit Tamb = 25°C, VS =2.4V, R L= 10KΩ,
RG = 600Ω, all controls flat, unless otherwise specified)
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
1.8
2.4
3
Unit
SUPPLY
VS
Supply Voltage
IS
Supply Current
4
mA
IST-BY
Stand-By Current
50
µA
SVR
Ripple Rejection
70
dB
V
INPUT STAGE
RIN
Input Resistance
VCL
Clipping Level
35
THD = 0.3%
50
Control Range
AV MIN
Min Attenuation
AVMAX
Max. Attenuation
Vrms
c
u
d
ASTEP
Step Resolution
Amute
Mute Attenuation
A-10dB
-10dB damping
G14dB
14dB gain
63
Gb
Control Range
RB
Internal Feedback Resistance
e
t
e
ol
RL
DC Voltage Level
o
r
P
e
GENERAL
bs
NO
O
(t s)
Output Noise
t
e
l
o
E
t
bs
O
c
u
d
Output Load Resistance
VDC
E
o
r
P
Clipping Level
b
O
b
O
-
d = 0.3%
Signal to Noise Ratio
SC
Channel Separation Left/Right
Distortion
63
64
c
u
d
ro
33.75
Max. Boost on
)
s
t(
1
100
P
e
let
so
dB
0
1
80
dB
dB
dB
dB
10
dB
14
dB
14
dB
45
56.25
8
KΩ
dB
0.2
VRMS
10
KΩ
Outout Muted
All gains = 0dB;
BW = 20Hz to 20KHz flat
Total Tracking Error
S/N
d
)-
t(s
c
u
d
Control Range
VCLIP
let
Max. Boost/on
TREBLE CONTROL (1)
AUDIO OUTPUTS
P
e
so
BASS CONTROL (1)
Gt
ro
-1
62
KΩ
)
s
(
t
0.2
VOLUME CONTROL
CRANGE
65
0.8
V
5
8
µV
µV
0
All gains 0dB; VO = 0.1VRMS;
1
80
dB
80
AV = 0; VI = 0.1VRMS ;
dB
dB
0.1
%
0.5
V
BUS INPUT
VIL
Input Low Voltage
VIH
Input High Voltage
IIN
Input Current
VIN = 0.4V
VO
Output Voltage SDA Acknowledge
IO = 1.6mA
1.9
-5
V
5
µA
0.4
V
Note: 1. BASS and TREBLE response: The center frequency and the response quality can be chosen by the external circuitry.
3/12
TDA7463A
3
DATA BYTES
Address = (HEX) 10001000
Table 6. FUNCTION SELECTION:
The first byte (subaddress)58
MSB
LSB
SUBADDRESS
D7
D6
D5
D4
D3
D2
D1
D0
X
X
B
0
0
0
0
STAND-BY & TREBLE & OTHERS
X
X
B
0
0
0
1
BASS
X
X
B
0
0
1
0
VOLUME
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
B = 1 incremental bus; active
B = 0 no incremental bus;
X = indifferent 0,1
Table 7. STAND_BY & TREBLE & OTHERS
MSB
D7
LSB
D6
D5
D4
D3
D2
D1
D0
STAND-BY
1
ALL CIRCUITS STOP
TREBLE
1
STAND-BY (Treble block stops)
1
0
BOOST OFF
0
0
BOOST ON
1
0
0
High Boost (+8dB)
0
0
0
Low Boost (+4dB)
MUTE
1
Input Mute ON
0
Input Mute OFF
1
Output Mute ON
0
Output Mute OFF
BASS
1
Release Current Circuit ON
0
Release Current Circuit OFF
INPUT Select
4/12
1
INPUT 1
0
INPUT 2
TDA7463A
Table 8. BASS
MSB
D7
LSB
D6
D5
D4
D3
D2
D1
D0
1
1
BASS
STAND-BY (Bass block stops)
BASS (boost OFF)
0
BASS (boost ON)
1
0
High boost (Ex. + 14dB)
0
0
Low boost (Ex. + 6dB)
1
0
ALC mode OFF (ALC block stops)
ALC mode ON
0
0
Attack time resistor (12.5KΩ)
Release current (0.4µA)
0
1
Attack time resistor (25KΩ)
Release current (0.2µA)
1
0
Attack time resistor (50KΩ)
Release current (0.1µA)
1
1
Attack time resistor (100KΩ)
Release current (0.05µA)
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
0
0
Threshold1 (0.2Vrms)
0
1
Threshold2 (0.14Vrms)
1
0
Threshold3 (0.1Vrms)
1
1
Threshold4 (0.07Vrms)
Table 9. VOLUME
MSB
D7
D6
1
0
1
0
D5
D4
D3
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
D2
0
0
0
0
1
1
1
1
D1
0
0
1
1
0
0
1
1
LSB
D0
0
1
0
1
0
1
0
1
VOLUME
1 dB STEPS
0
-1
-2
-3
-4
-5
-6
-7
8 dB STEPS
0
-8
-16
-24
-32
-40
-48
-56
OUTPUT GAIN
0dB
+14dB
OUTPUT ATTENUATION
0dB
-10dB
VOLUME : 0 ~ -63dB
5/12
TDA7463A
3.1 ALC IN general:
Table 10. VOLUME setting with ALC
Target Volume [dB]
Volume [dB]
Output Gain
0/+14dB0/-10dB [dB]
Output Attenuation
0/-10dB [dB]
0
-14
+14
0
-1
-15
-2
-16
-3
-17
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
6/12
-4
-18
-5
-19
-6
-20
-7
-21
-8
-22
-9
-23
-10
-24
-11
-25
-12
-26
-13
-27
-14
-14
-15
-15
-16
-16
-17
-17
-18
-18
-19
-19
-20
-20
-21
-21
-22
-22
-23
-23
-24
-14
-25
-15
-26
-16
-27
-17
:
:
:
:
-70
-60
-71
-61
-72
-62
-73
-63
0
0
0
-10
TDA7463A
Figure 7. OUT-L, OUT-R
Figure 4. PIN: IN-L, IN-R
VS
VS
20µA
20µA
10Ω
50K
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
GND
Vref
D99AU1106
Figure 5. PIN: TREBLE-L, TREBLE-R
GND
D99AU1107
Figure 8. SCL, SDA
VS
20µA
25K
GND
D99AU1109
GND
D99AU1108
Figure 9. BASSO-L, BASSO-R
Figure 6. PIN: BASSI-L, BASSI-R
VS
VS
20µA
20µA
GND
45K
45K
BASSO-L,BASSO-R
GND
D99AU1110
BASSI-L,BASSI-R
D99AU1111
7/12
TDA7463A
Figure 10. PIN: ALC
Figure 12. BASS ALC: Threshold curve
VO
(Vrms)
VS
D99AU1115
Bass boost
without ALC
VS=1.8V; f=100Hz;
Volume=-14dB;
Output gain=+14dB
Intern. release circuit=ON
Bass boost
with ALC
20µA
Threshold:
8dB
11dB
14dB
0.1
17dB
100K
Bass=
+14dB boost
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
flat
GND
D99AU1112
Figure 11. PIN CREF
0.01
0.01
0.1
VI(Vrms)
Figure 13. BASS ALC: THD
D99AU1114
THD V =1.8V; f=100Hz;
S
(%) Volume=-14dB;
10
20µA
Output gain=+14dB
Intern. release circuit=ON
Bass boost
with ALC
0.1
17dB
8dB
14d
B
Threshold
B
1
1K
11d
VS
Bass boost
without ALC
0.01
flat
GND
D99AU1113
0.001
0.01
8/12
0.1
VI(Vrms)
TDA7463A
Figure 14. board and Components Layout of the Application & Test Circuit.
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
9/12
TDA7463A
Figure 15. SO20 Mechanical Data & Package Dimensions
mm
inch
DIM.
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
A
2.35
2.65
0.093
0.104
A1
0.10
0.30
0.004
0.012
B
0.33
0.51
0.013
0.200
C
0.23
0.32
0.009
0.013
OUTLINE AND
MECHANICAL DATA
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
SO20
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
D (1)
12.60
13.00
0.496
0.512
E
7.40
7.60
0.291
0.299
e
1.27
0.050
H
10.0
10.65
0.394
0.419
h
0.25
0.75
0.010
0.030
L
0.40
1.27
0.016
0.050
k
ddd
0˚ (min.), 8˚ (max.)
0.10
0.004
(1) “D” dimension does not include mold flash, protusions or gate
burrs. Mold flash, protusions or gate burrs shall not exceed
0.15mm per side.
0016022 D
10/12
TDA7463A
Table 11. Revision History
Date
Revision
Description of Changes
January 2003
3
Third issue
June 2004
3
Changed the Style-sheet in compliance to the new “Corporate Technical
Pubblications Design Guide”
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
11/12
TDA7463A
)
s
(
t
c
u
d
o
)
r
s
(
P
t
c
e
t
u
e
d
l
o
o
r
s
P
b
e
O
t
e
l
)
o
s
(
s
t
b
c
u
O
d
o
)
r
s
P
(
t
c
e
t
u
e
l
d
o
o
r
s
P
b
O
e
t
e
l
o
s
b
O
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2004 STMicroelectronics - All rights reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
www.st.com
12/12
很抱歉,暂时无法提供与“TDA7463A”相匹配的价格&库存,您可以联系我们找货
免费人工找货