TDA7494S

TDA7494S ® 10W AMPLIFIER 10W OUTPUT POWER RL = 8Ω, @ THD = 10% VCC = 28V ST-BY AND MUTE FUNCTIONS NO BOUCHEROT CELL NO ST-BY RC INPUT NETWORK SINGLE SUPPLY RANGING UP TO 35V SHORT CIRCUIT PROTECTION THERMAL OVERLOAD PROTECTION INTERNALLY FIXED GAIN SOFT CLIPPING LOW TURN-ON TURN-OFF POP NOISE MULTIWATT 15 PACKAGE MULTIPOWER BI50II TECHNOLOGY Multiwatt15 c u d cially designed for high quality sound, TV applications. Features of the TDA7494S include Stand-by and mute functions. DESCRIPTION The TDA7494S 10W is class AB power amplifier assembled in the @Multiwatt 15 package, spe- BLOCK AND APPLICATION DIAGRAM ) s ( ct u d o r P e 470nF IN 1 t e l o s b O PWR GND SGN GND ) s t( ORDERING NUMBER: TDA7494S e t le o r P o s b O - 13 1 +VCC 14 PWR 470µF 30K MUTE/STBY PROTECTIONS OUT 15 8 7 SVR 9 10 STAND-BY 470µF 10K 1µF D99AU1012 MUTE March 2000 1/12 TDA7494S ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value Unit VS DC Supply Voltage 40 V VIN Maximum Input Voltage 8 Vpp Total Power Dissipation (Tamb = 70°C) Ambient Operating Temperature Range (1) 16 -20 to +85 W °C Storage and Junction Temperature -40 to 150 °C Ptot Tamb Tstg, Tj (1) Operation between -20 to 85 °C guaranteed by correlation with 0 to 70°C. (2) Pin 3 is ESD sensitive (max. voltage ±1.5KV) PIN CONNECTION 15 PWR GND 14 OUT 13 +VCC 12 N.C. 11 N.C. 10 MUTE e t le 9 SGN GND so 7 6 b O 4 (s) ct u d o o r P STAND-BY 8 5 c u d ) s t( SVR N.C. N.C. N.C. 3 N.C. 2 N.C. 1 IN 1 D99AU1014 r P e t e l o THERMAL DATA bs Symbol O 2/12 Parameter Rth j-case Thermal Resistance Junction-case Rth j-amb Thermal Resistance Junction-ambient Value Typ = 3.8 max Max = 4.8 35 Unit °C/W °C/W TDA7494S ELECTRICAL CHARACTERISTICS (Refer to the test circuit, VS = 21V, RL = 8Ω; Rg = 50Ω; Tamb = 25°C; unless otherwise specified.) Symbol Parameter Test Condition Min. Supply Voltage Range VS Iq Typ. Max. 11 Total Quiescent Current 22 V 50 mA 550 mV V Output DC Offset Referred to SVR Potential No Input Signal VO Quiescent Output Voltage VS = 18V 7.8 9 10.2 VS = 21V 10 10.5 11 PO Output Power THD = 10%; VCC = 28V, RL = 8Ω THD = 1%; VCC = 28V 8 6 10 8 W THD = 10%; VCC = 21V, THD = 1%; VCC = 21V, 5 3.5 5.5 4 W THD = 10%; VCC = 21V, RL = 4Ω THD = 1%; VCC = 21V, 5 3.9 6.6 5.5 W THD = 10%; VCC = 18V, THD = 1%; VCC = 18V 4.5 3.5 6 4.5 W THD = 10%; VCC = 18V, RL = 8Ω THD = 1%; VCC = 18V 3.5 2.2 3.75 2.85 DCVOS -550 Unit 35 THD Total Harmonic Distortion PO = 1W; f = 1KHz; Gv = 26dB Ipeak Output Peak Current (internally limited) Top Vin Operating Temperature Input Signal GV Closed Loop Gain Total Output Noise eN f = 20Hz to 22KHz Play Slew Rate Ri SVR Input Resistance Supply Voltage Rejection t c u TM Thermal Muting Ts VST-BY Thermal Shut-down Stand-by threshold VMUTE IqST-BY Mute Threshold Quiescent Current @ Stand-by od r P e t e l o AMUTE Mute Attenuation IstbyBIAS Stand-by bias current ImuteBIAS Mute bias current s b O (s) f = 1kHz; CSVR = 470µA; VRIP = 1VRMS °C Vrms 24.5 26 27.5 dB 0.6 30 50 MHz µV 30 50 µV 1.9 A 5 8 V/µs 22.5 36 30 43 KΩ dB 150 °C 2.3 2.3 60 Stand by on; VST-BY = 5V; VMUTE = 5V; uc 70 2.8 f = 20Hz to 22KHz Mute SR 0.4 W W % od r P e t le o s b O - ) s t( 0 1.4 BW V 160 2.5 2.7 °C V 2.5 0.6 2.7 1 V mA 80 150 µA 75 dB 2 20 µA Mute 1.5 10 µA Play 0.5 5 µA Play or Mute 3/12 TDA7494S Figure 1: Test and Application Circuit. 13 C4 470nF IN 1 +VCC C2 0.1µF 14 OUT PWR 1 C10 470µF MUTE/STBY PROTECTIONS 15 8 7 9 PGND C1 1000µF GND 10 SVR C8 470µF C9 1µF R5 10K +5V MUTE S2 +5V S3 STANDBY SGN GND GND D99AU1013 c u d o r P Figure 2: P.C.B. and component layout (Pin IN1 of relevant device must be connected to IN3 of TDA7494 Board position). e t le ) s ( ct u d o r P e t e l o s b O 4/12 o s b O - ) s t( TDA7494S APPLICATION SUGGESTIONS The recommended values of the external components are those shown on the application circuit of figure 1. Different values can be used; the following table can help the designer. SUGGESTION VALUE COMPONENT LARGER THAN SUGGESTION PURPOSE R5 10KΩ C1 1000µF Mute time constant Supply voltage bypass C2 100nF Supply voltage bypass Larger mute on/off time C5 470nF Input DC decoupling C8 470µF Ripple Rejection Better SVR C9 1µF 470µF Smaller mute on/off time Danger of oscillation Lower low frequency cutoff C10 SMALLER THAN SUGGESTION Danger of oscillation Higher low frequency cutoff Worse SVR Mute time constant Larger mute on/off time Smaller mute on/off time Output DC decoupling Lower low frequency cutoff Higher low frequency cutoff c u d ) s t( TYPICAL CHARACTERISTICS: Refer to the Application Circuit of Fig.1 VS = 21V; RL = 8Ω; f = 1KHz; RS = 8Ω; Tamb = 25°C; RS = 50Ω; unless otherwise specified Figure 3: Output Power vs Supply Voltage POUT (W) o r P Figure 4: Distortion vs Output Power D96AU517 14 12 e t le d (%) o s b O - D96AU518 VS=28V RL=8Ω 1 10 8 d=10% 6 ct u d o f=15KHz f=1KHz 0.1 d=1% 4 r P e 2 0 (s) t e l o 5 10 15 20 0.01 25 30 Vs(V) 0 2 4 6 8 POUT(W) s b O 5/12 TDA7494S Figure 5: Output Power vs Supply Voltage POUT (W) D96AU519 Figure 6: Distortion vs Output Power D96AU520 d (%) 7 RL=4Ω VS=21V RL=4Ω 6 1 5 d=10% f=15KHz 4 d=1% 3 f=1KHz 0.1 2 1 0 0.01 11 13 15 17 19 0 VS(V) Figure 7: Distortion vs Frequency 2 D96AU521 d o r P e let 1 0.1 ) s t( D96AU522 POUT=1W RL=4Ω 1 o s b O 0.1 0.01 20 1K 100 o r P e ) s ( ct du f(Hz) Figure 9: Quiescent Current vs Supply Voltage IQ (mA) D96AU523 t e l o 28 bs 0.01 20 f(Hz) 1K 100 Figure 10: Quiescent Output Voltage vs Supply Voltage D96AU524 VDDC (V) 15 13 24 11 22 20 9 18 7 5 16 10 6/12 POUT(W) uc d (%) POUT=1W RL=8Ω O 6 Figure 8: Distortion vs Frequency d (%) 26 4 14 18 22 26 30 VS(V) 10 14 18 22 26 30 VS(V) TDA7494S Figure 11: Stand-by Attenuation vs Vpin # 9 ATT (dB) D96AU527 Figure 12: Mute Atttenuation vs Vpin # 10 ATT (dB) D96AU528 0dB=1W 0 0dB=1W 0 -20 -20 -40 -40 -60 -80 -60 -100 -80 -120 -100 -140 0 1 2 3 0 4 Vpin#9(V) Figure 13: Power Dissipation vs Output Power PDISS (W) D96AU529 1 3 uc PDISS (W) d o r RL=4Ω P e let VS=35V 6 VS=28V o s b O 4 4 VS=21V 2 1 u d o ) s ( ct 10 POUT(W) ) s t( D96AU530 8 6 4 Vpin#10(V) Figure 14: Power Dissipation vs Output Power RL=8Ω 8 0 0.1 2 VS=21V VS=18V 2 0 0.1 1 10 POUT(W) r P e t e l o s b O 7/12 TDA7494S MUTE STAND-BY TRUTH TABLE MUTE H L H L ST-BY H H L L OPERATING CONDITION STANDBY STANDBY MUTE PLAY Turn ON/OFF Sequences (for optimising the POP performances) A) USING MUTE AND STAND-BY FUNCTIONS VS (V) 28 ST-BY pin#9 (V) 5 c u d VSVR pin#7(V) 2.5V e t le MUTE pin#10 (V) 5 ) s ( ct INPUT (mV) ) s t( o r P o s b O - u d o VOUT (V) r P e t e l o s b O OFF STBY MUTE PLAY MUTE STBY OFF IQ (mA) D96AU531A B) USING ONLY THE MUTE FUNCTION To semplify the application, the stand-by pin can be connected directly to Ground. During the ON/OFF transitions we recommend to respect the following conditions: 8/12 - At the turn-on the transition mute to play must be made when the SVR pin is higher than 2.5V - At the turn-off the TDA7494S must be brought to mute from the play condition when the SVR pin is higher than 2.5V. TDA7494S PINS: IN1 VS INn 30K 100µA SVR D97AU581 PIN: SVR VS VS VS c u d OUT L + - 20K 6K e t le SVR 20K ) s ( ct o r P e du o s b O 6K 1K 30K ) s t( o r P 1K 30K - OUT R + 100µA D97AU585A t e l o s b O 9/12 TDA7494S PIN: ST-BY PIN: MUTE VS 10µA STBY VS MUTE 300 10K 200 50µA D97AU586 D97AU587 PIN: OUT PINS: PW-GND, S-GND VS VS OUT c u d GND D97AU593 D97AU588 e t le ) s ( ct u d o r P e t e l o s b O 10/12 o s b O - o r P ) s t( TDA7494S mm DIM. MIN. TYP. inch MAX. MIN. TYP. MAX. A 5 0.197 B 2.65 0.104 C 1.6 D OUTLINE AND MECHANICAL DATA 0.063 1 0.039 E 0.49 0.55 0.019 0.022 F 0.66 0.75 0.026 0.030 G 1.02 1.27 1.52 0.040 0.050 0.060 G1 17.53 17.78 18.03 0.690 0.700 0.710 H1 19.6 0.772 H2 20.2 0.795 L 21.9 22.2 22.5 0.862 0.874 0.886 L1 21.7 22.1 22.5 0.854 0.870 0.886 L2 17.65 18.1 0.695 L3 17.25 17.5 17.75 0.679 0.689 0.699 L4 10.3 10.7 10.9 0.406 0.421 0.429 L7 2.65 2.9 0.104 0.713 0.114 M 4.25 4.55 4.85 0.167 0.179 0.191 M1 4.63 5.08 5.53 0.182 0.200 0.218 S 1.9 2.6 0.075 0.102 S1 1.9 2.6 0.075 0.102 Dia1 3.65 3.85 0.144 0.152 ) s ( ct c u d ) s t( o r P Multiwatt15 V e t le o s b O - u d o r P e t e l o s b O 11/12 TDA7494S c u d e t le ) s ( ct ) s t( o r P o s b O - u d o r P e t e l o s b O Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics © 2000 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com 12/12