TDA7719
Automotive 3 band car audio processor
Datasheet - production data
*$3*36
TSSOP28
Features
AEC-Q100 qualified
Input multiplexer
– Multiple input configuration for different
application
Loudness
– 2nd order frequency response
– Programmable center frequency
– 15 dB with 1 dB steps
– Selectable high frequency boost
– Selectable flat-mode
Volume
– +15 dB to -15 dB with 1 dB step resolution
– Soft-step control with programmable blend
times
Bass
– 2nd order frequency response
– Center frequency programmable in 4 steps
– Q programmable 1.0/1.25/1.5/2.0
– DC gain programmable
– -15 to 15 dB range with 1 dB resolution
Middle
– 2nd order frequency response
– Center frequency programmable in 4 steps
– Q programmable 0.5/0.75/1.0/1.25
– -15 to 15 dB range with 1 dB resolution
Treble
– 2nd order frequency response
– Center frequency programmable in 4 steps
– -15 to 15 dB range with 1 dB resolution
December 2017
This is information on a product in full production.
Speaker
– 4 independent soft step speaker controls
– 0 dB to -79 dB with 1 dB steps
– Direct mute
Subwoofer
– 2nd order low pass filter with programmable
cut off frequency
– 2 independent soft step level control
Mute functions
– Direct mute
– Digitally controlled SoftMute with 4
programmable mute-times
Offset detection
– Offset voltage detection circuit for on-board
power amplifier failure diagnosis
Level meter
– Provide rectified level voltage of main
source signal (before loudness)
Rear seat selector
– Full source selector for rear seat output
Mixing selector
Description
The TDA7719 is a high performance signal
processor specifically designed for car radio
applications. The device includes a high
performance audioprocessor with fully integrated
audio filters and new Soft Step architecture. The
digital control allows programming in a wide range
of filter characteristics. By the use of
BCMOS-process and liner signal processing low
distortion and low noise are obtained
Table 1. Device summary
Order code
Package
Packing
TDA7719
TSSOP28
Tube
TDA7719TR
TSSOP28
Tape and reel
DocID13698 Rev 6
1/47
www.st.com
Contents
TDA7719
Contents
1
Block circuit diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3
4
2.1
Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.1
Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.2
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.3
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.1
4.1.1
Front and rear selector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.1.2
Direct path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.2
Mixing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
4.3
Loudness . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.3.1
Loudness attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.3.2
Peak frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4.3.3
High frequency boost . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4.3.4
Flat mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4.4
SoftMute . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4.5
Softstep volume . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.6
Bass . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.7
4.8
2/47
Input configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
4.6.1
Bass attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.6.2
Bass center frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.6.3
Bass quality factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4.6.4
DC mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Middle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.7.1
Middle attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.7.2
Middle center frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.7.3
Middle quality factors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Treble . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
DocID13698 Rev 6
TDA7719
5
Contents
4.8.2
Treble center frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Subwoofer Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.10
Softstep control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.11
DC offset detector and level meter option . . . . . . . . . . . . . . . . . . . . . . . . 25
4.12
DC offset detector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.13
Level meter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.14
Output gain control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.15
Audioprocessor testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
4.16
Test circuit (3 x QD + 1 x FD + DC offset detector) . . . . . . . . . . . . . . . . . 27
I2C bus specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
5.2
Interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
5.1.1
Receive mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5.1.2
Transmission mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
5.1.3
Reset condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Data byte specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
6.1
7
Treble attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
4.9
5.1
6
4.8.1
TSSOP28 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
DocID13698 Rev 6
3/47
3
List of tables
TDA7719
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Table 23.
Table 24.
Table 25.
Table 26.
Table 27.
Table 28.
Table 29.
4/47
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Input pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Selector configuration matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Available sources for mixing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
I2C bus electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Subaddress (receive mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Input configuration / main selector (0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2nd Source selector / direct path (1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Mixing source / mixing gain (2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Mix control / level meter / dc offset detector configure (3) . . . . . . . . . . . . . . . . . . . . . . . . . 34
Soft mute / others (4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
SoftStep I (5). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
SoftStep II / DC detector (6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Loudness (7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Volume / output gain (8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Treble filter (9). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Middle filter (10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Bass filter (11). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Subwoofer / middle / bass (12) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Speaker attenuation (LF/RF/LR/RR) (13-16) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Subwoofer attenuation (subwoofer L/subwoofer R) (17-18) . . . . . . . . . . . . . . . . . . . . . . . . 41
Testing audio processor 1 (19) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Testing audio processor 2 (20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
TSSOP28 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
DocID13698 Rev 6
TDA7719
List of figures
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Block circuit diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Pin connection (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
QD and FD configuration of QD4/FD4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Block diagram of mixing stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Loudness attenuation @ fP = 400 Hz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Loudness center frequencies @ Attn. = 15 dB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Loudness attenuation, fc =2.4 kHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
SoftMute timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Bass Control @ fc = 80 Hz, Q = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Bass center frequencies @ gain = 14 dB, Q = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Bass quality factors @ gain = 14 dB, fc = 80 Hz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Middle control @ fc = 1 kHz, Q = 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Middle center frequencies @ gain = 14d B, Q = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Middle quality factors @ gain = 14 dB, fc = 1 kHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Treble Control @ fc = 17.5 kHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Treble center frequencies @ gain = 14 dB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Subwoofer control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
DC offset detection circuit (simplified). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Test circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Switching characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
I2C timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
TSSOP28 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
DocID13698 Rev 6
5/47
5
6/47
4'5
4'/
4'*
4'5
4'/
4'*
4'5
DocID13698 Rev 6
)'54'5
)'54'*
)'/4'*
)'/4'/
4'/
4'*
0L[
6HOHFWRU
5HDU
6HOHFWRU
4'5
4'/
4'5
4'/
4'5
4'/
0DLQ
6HOHFWRU
6R IW0XWH
0L[LQJ$WWHQ
9''*1'&5()
6833/<
/RX GQHVV
9R OXPH
%HHS
0LG GOH
',*,7$/ &21752/
7UHEOH
6&/6'$
,&%86
%DVV
6XE ZRR IHU
/3)
:,1B,1
%((3
:,1B7&
95()
/ HYHO0HWHU%HHS
'&B(55
/0287
'&2IIVHW
'HWHFWR U
0RQ R)DG HU
0RQ R)DG HU
0RQ R)DG HU
0L[
0L[
0L[
0RQ R)DG HU
0RQ R)DG HU
0L[
0RQ R)DG HU
2875
287/
28755
287/5
2875)
287/ )
1
',5(&73$7+
087(
Block circuit diagram
TDA7719
Block circuit diagram
Figure 1. Block circuit diagram
*$3*36
,138708/7,3/(;(5
TDA7719
Pin description
2
Pin description
2.1
Pin connection
Figure 2. Pin connection (top view)
4'/
4'5
'&B(550287
4'*
6'$
4'*
6&/
4'/
9''
4'5
087(
4'/
:,1B7&95()
4'*
287/)
4'5
287/5
)'/4'/
28755
:,1B,1%HHS
)'/4'*
2875)
)'54'*
287/
)'54'$5
2875
&5()
*1'
*$3*36
2.2
Pin description
Table 2. Pin description
No.
Pin name
Description
1
QD1L / SE1L / MD3+
QD1 left input or SE1 left or MD3 positive input
I/O
2
QD1R / SE1R / MD3-
QD1 right input or SE1 right input or MD3 negative input
I/O
3
QD1G / SE2L
QD1 common input or SE2 left input
I/O
4
QD2G / SE2R
QD2 common input or SE2 right input
I/O
5
QD2L / SE3L
QD2 left input or SE3 left input
I/O
6
QD2R / SE3R
QD2 right input or SE3 right input
I/O
7
QD3L
QD3 left input
I/O
8
QD3G
QD3 common input
I/O
9
QD3R
QD3 right input
I/O
10
QD4L / FD4L+ / SE4L / MD1+
QD4 left input or FD4L positive input or SE4 left input or MD1 positive
input
I/O
11
QD4G / FD4L- / SE4R / MD1-
QD4 common input or FD4L negative input or SE4 right input or MD1
negative input
I/O
DocID13698 Rev 6
I/O
7/47
46
Pin description
TDA7719
Table 2. Pin description (continued)
No.
Pin name
Description
I/O
12
QD4G / FD4R- / SE5L / MD2-
QD4 common input or FD4R negative input or SE5 left input or MD2
negative input
I/O
13
QD4R / FD4R+ / SE5R / MD2+
QD4 right input or FD4R positive input or SE5 right input or MD2
positive input
I/O
14
CREF
Reference capacitor
O
15
GND
Ground
16
OUTR2
S
Subwoofer output / 2
nd
right output
O
nd
left output
O
17
OUTL2
Subwoofer output / 2
18
OUTRF
Front right output
O
19
OUTRR
Rear right output
O
20
OUTLR
Rear left output
O
21
OUTLF
Front left output
O
22
WinTC / VREF
DC offset detector filter or Vref output
O
23
MUTE
I2C bus data
I/O
24
VDD
25
SCL
26
SDA
27
DC_ERR / LMOUT
28
WIN_IN / Beep
8/47
Supply
S
I
2C
bus clock
I
I
2C
bus data
I/O
DC offset detector output or Level meter output
O
DC offset detector input or Beep input (Mono Single-Ended input)
I
DocID13698 Rev 6
TDA7719
Electrical specifications
3
Electrical specifications
3.1
Thermal data
Table 3. Thermal data
Symbol
Rth-j amb
3.2
Description
Thermal resistance junction to ambient
Max
Value
Unit
114
°C/W
Value
Unit
10.5
V
7
V
Absolute maximum ratings
Table 4. Absolute maximum ratings
Symbol
VS
Operating supply voltage
Vin_max
3.3
Parameter
Maximum voltage for signal input pins
Tamb
Operating ambient temperature
-40 to 85
°C
Tstg
Storage temperature range
-55 to 150
°C
Electrical characteristics
VS = 8.5 V; Tamb= -40 to 85 °C; RL= 10 kΩ; all gains = 0 dB; f = 1 kHz; unless otherwise
specified
Table 5. Electrical characteristics
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Supply
Vs
Supply voltage
-
7.5
8.5
10
V
Is
Supply current
-
-
35
-
mA
Input selector
Rin
Input resistance
All single ended inputs(1)
70
100
130
kΩ
VCL
Clipping level
Input gain = 0 dB
-
2
-
VRMS
SIN
Input separation
-
-
100
-
dB
Differential stereo inputs
Input resistance
Differential
70
100
130
kΩ
CMRR1
Common mode rejection ratio
for main source
VCM=1 VRMS@ 1 kHz
46
60
-
dB
VCM=1 VRMS@ 10 kHz
46
60
-
dB
CMRR2
Common mode rejection ratio
for 2nd source
VCM=1 VRMS@ 1 kHz
46
60
-
dB
Output noise @ speaker
outputs
20 Hz-20 kHz, A-weighted;
all stages 0dB
-
12
-
μV
Rin
eNo
DocID13698 Rev 6
9/47
46
Electrical specifications
TDA7719
Table 5. Electrical characteristics (continued)
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Loudness control
AMAX
Max attenuation
-
-
15
-
dB
ASTEP
Step resolution
-
-
1
-
dB
fP1
-
400
-
Hz
fP2
-
800
-
Hz
fP3
-
2400
-
Hz
-
-
15
-
dB
fPeak
Peak frequency
Volume control
GMAX
Max gain
AMAX
Max attenuation
-
-
-15
-
dB
ASTEP
Step resolution
-
0.5
1
1.5
dB
EA
Attenuation set error
-
-0.75
0
+0.75
dB
ET
Tracking error
-
-
-
2
dB
Adjacent attenuation steps
-
0.1
3
mV
From 0 dB to GMIN
-
0.5
5
mV
80
100
-
dB
T1
-
0.48
-
ms
T2
-
0.96
-
ms
T3
-
8
T4
-
16
-
VDC
DC steps
Soft mute
AMUTE
TD
Mute attenuation
Delay time
-
ms
ms
VTH Low
Low threshold for SM pin
-
-
-
1
V
VTH High
High threshold for SM pin
-
2.5
-
-
V
RPU
Internal pull-up resistor
-
32
45
58
kΩ
VPU
Internal pull-up Voltage
-
-
3.3
-
V
fC1
54
60
66
Hz
fC2
72
80
88
Hz
fC3
90
100
110
Hz
Bass control
Fc
Center frequency
fC4
180
200
220
Hz
Q1
0.9
1
1.1
-
Q2
1.1
1.25
1.4
-
Q3
1.3
1.5
1.7
-
QBASS
Quality factor
Q4
1.8
2
2.2
-
CRANGE
Control range
-
±14
±15
±16
dB
ASTEP
Step resolution
-
0.5
1
1.5
dB
DCGAIN
Bass-DC-gain
DC = off
-1
0
+1
dB
DC = on, Gain = 15 dB
-
±4.4
10/47
DocID13698 Rev 6
dB
TDA7719
Electrical specifications
Table 5. Electrical characteristics (continued)
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Middle control
CRANGE
ASTEP
fc
QBASS
Control range
-
±14
±15
±16
dB
Step resolution
-
0.5
1
1.5
dB
fC1
400
500
600
Hz
fC2
0.8
1
1.2
kHz
fC3
1.2
1.5
1.8
kHz
fC4
2
2.5
3
kHz
Q1
0.45
0.5
0.55
-
Q2
0.65
0.75
0.85
-
Q3
0.9
1
1.1
-
Q4
1.1
1.25
1.4
-
Clipping level
±14
±15
±16
dB
Step resolution
0.5
1
1.5
dB
fC1
8
10
12
kHz
fC2
10
12.5
15
kHz
fC3
12
15
18
kHz
fC4
14
17.5
21
kHz
-
-1
0
1
dB
Center frequency
Quality factor
Treble control
CRANGE
ASTEP
fc
Center frequency
Speaker attenuators
AMIN
Min attenuation
AMAX
Max attenuation
-
-89
-79
-69
dB
ASTEP
Step resolution
-
0.5
1
1.5
dB
AMUTE
Mute attenuation
-
80
90
Attenuation set error
-
-
-
2
dB
DC steps
Adjacent attenuation steps
-
0.1
5
mV
d = 0.3%; Byte8_D6=1
2
-
-
VRMS
2.2
-
-
VRMS
EE
VDC
dB
Audio outputs
VCL
ROUT
Clipping level
d = 1%; Byte8_D6=0
Output impedance
-
-
30
100
Ω
RL
Output load resistance
-
2
-
-
kΩ
CL
Output load capacitor
-
-
-
10
nF
DC voltage level
-
3.8
4.0
4.2
V
VDC
Subwoofer attenuator
GMAX
Max gain
-
14
15
16
dB
AMAX
Max attenuation
-
-83
-79
-75
dB
ASTEP
Step resolution
-
0.5
1
1.5
dB
Mute attenuation
-
80
90
-
dB
Attenuation set error
-
-
-
2
dB
AMUTE
EE
DocID13698 Rev 6
11/47
46
Electrical specifications
TDA7719
Table 5. Electrical characteristics (continued)
Symbol
VDC
Parameter
DC steps
Test condition
Min.
Typ.
Max.
Unit
-
0.1
5
mV
fLP1
72
80
88
Hz
fLP2
108
120
132
Hz
fLP3
144
160
176
Hz
V1
-
±25
-
mV
V2
-
±50
-
mV
V3
-
±75
-
mV
V4
-
±100
-
mV
-
-
11
-
μs
-
-
22
-
μs
-
-
33
-
μs
-
-
44
-
μs
Adjacent attenuation steps
Subwoofer lowpass
fLP
Lowpass corner frequency
DC offset detection circuit
Vth
tsp
Zero comp window size
Max rejected spike length
ICHDCErr
DCErr charge current
-
-
5
-
μA
IDISDCErr
DCErr discharge current
-
-
5
-
mA
VOutH
DCErr high volotage
-
-
3.3
-
V
VOutH
DCErr low voltage
-
-
100
-
mV
Output voltage range
-
0
3.3
V
Level meter
Vout
Vin = 1 Vrms
-
1.6
-
V
Vin = AC grounded
-
0
-
V
-
-
2
-
μs
BW = 20 Hz to 20 kHz
A-Weighted, all gain = 0 dB
-
12
-
μV
BW = 20 Hz - 20 kHz
A-Weighted, output muted
-
6
-
μV
Signal to noise ratio
all gain = 0 dB, A-weighted;
Vo = 2 VRMS
-
104
-
dB
D
Distortion
VIN =1 VRMS; all stages 0dB
-
0.01
-
%
SC
Channel separation left/right
-
-
90
-
dB
VLEVEL
TDEL
Output level
Analog output delay time
General
eNO
S/N
Output noise
1. When DC offset detector is not used, the impedance of mono single-ended input is 50 k instead of 100 k.
12/47
DocID13698 Rev 6
TDA7719
Description
4
Description
4.1
Input configuration
4.1.1
Front and rear selector
The input stage (Main source and 2nd source) is configurable to adapt to different
application. There are 7 different configurations which provide different input structure and
different number of input sources as shown below.
4 x QD,
2 x QD + 3 x SE,
1 x QD + 5 x SE,
1 x QD + 3 x SE + 2 x MD,
3 x QD + 1 x FD,
3 x QD + 2 x SE,
1 x QD + 2 x SE + 1 x FD + 1 x MD,
1 x QD + 3 x SE + 1 x FD
Note:
QD = Quasi-Differential, SE = Single-ended input, FD = Full Differential, MD = mono
Differential
The configuration of the input stage is controlled by ‘Input Configuration’ bits in I2C control
table (Byte0 Bit5~Bit7). The table below shows the configuration of input pins in different
configurations.
Table 6. Input pin configuration
Configuration bits (Byte0 Bit7~Bit5)
Pin
Pin name
"000"
"001"
"010"
"011"
"100"
"101"
"110"
"111"
CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7
QD1L_SE1L
_MD3+
QD1L
2
QD1R_SE1R
_MD3-
QD1R
3
QD1G_SE2L
QD1G
SE2L
4
QD2G_SE2R
QD2G
SE2R
5
QD2L_SE3L
QD2L
6
QD2R_SE3R
QD2R
SE3R
7
QD3L
QD3L
QD3L
8
QD3G
QD3G
9
QD3R
QD3R
QD3R
QD3R
QD4L_FD4+
_SE4L_MD1+
QD4L
QD4L
SE4L
QD4G_FD4L
_SE4R_MD1-
QD4G
12
QD4G_FD4R_S
E5L_MD2-
QD4G
QD4G
SE5L
13
QD4R_FD4R+_
SE5R_MD2+
QD4R
QD4R
SE5R
1
10
11
SE1L
IN0
IN1
IN2
SE1L
IN0
SE1R
SE3L
QD3G
SE1L
IN0
SE1R
IN4
IN1
SE2L
SE2R
SE3L
SE3R
SE1R
IN4
IN1
QD3L
IN2
QD3G
IN2
SE2L
SE2R
SE3L
SE3R
QD4G
QD1R
IN4
IN1
IN0
QD1R
MD3+
IN0
MD3-
QD1G
QD1G
SE2L
QD2G
QD2G
SE2R
QD2L
IN1
QD2L
IN1
SE3L
SE3R
QD3L
QD3L
QD3L
QD3L
QD3G IN2
QD3G
QD3R
QD3R
QD3R
FD4L+
SE4L
IN2
QD3G
IN3
MD1-
IN2
QD3G
FD4L-
IN3
MD2+
DocID13698 Rev 6
IN4
IN1
SE2L
SE2R
SE3L
SE3R
IN4
IN1
QD3L
IN2
QD3G
QD3R
QD3R
FD4L+
FD4L+
SE4R
FD4L-
IN3
IN6
IN0
SE1R
IN2
IN5
IN3
MD2-
SE1L
IN7
QD2R
MD1+
SE4R
QD1L
QD2R
IN5
IN3
QD1L
IN0
FD4LIN3
FD4R-
SE5L
FD4R
+
SE5R
IN3
FD4R-
FD4R-
FD4R+
FD4R+
IN6
13/47
46
Description
TDA7719
With different input configuration, the input source can be selected with input selector
(Byte0/1 Bit0~Bit2). The following matrix defines the selector configuration of different input
sources dependant on the configuration bits.
Table 7. Selector configuration matrix
Note:
Selector Bits
(Byte0/1
Bit2~Bit0)
000
001
010
011
100
101
110
111
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
CFG0
QD1
QD2
QD3
QD4
NA
NA
NA
NA
CFG1
SE1
SE3
QD3
QD4
SE2
NA
NA
NA
CFG2
SE1
SE3
QD3
NA
SE2
SE4
SE5
NA
CFG3
SE1
SE3
QD3
MD1/2
SE2
NA
NA
NA
CFG4
QD1
QD2
QD3
FD
NA
NA
NA
NA
CFG5
QD1
QD2
QD3
NA
NA
SE4
SE5
NA
CFG6
NA
SE3
QD3
FD
SE2
NA
NA
MD3
CFG7
SE1
SE3
QD3
FD
SE2
NA
NA
NA
In each configuration, only the light grey cells are allowed. The dark grey cells are not
allowed.
MD1/MD2 selection is defined by extra bit – ‘MD1/2 selection’ in I2C control table (Bit3 of
Byte0/1).
The input stage can be configured to 0dB or 3dB gain with I2C bus. The 0dB configuration
allows up to 2Vrms input signal level, while with 3dB gain, the internal signal will start to clip
when input signal level is higher than 1.414Vrms.
The Pin10~Pin13 can be configured as full differential input stage or quasi-differential input.
When it is configured as quasi-differential input, both Pin11 and Pin12 are used as the QD
common input pins. These two pins must be connected together externally in application. In
this case the input impedance of QD4 common is reduced to 50kΩ (half of QD4 left and right
input). The diagram below shows both QD and FD configuration of QD4/FD4.
14/47
DocID13698 Rev 6
TDA7719
Description
Figure 3. QD and FD configuration of QD4/FD4
)8//',))(5(17,$/
)'/
48$6,',))(5(17,$/
4'/
N
287/
)'/
4'*
N
)'5
287/
N
4'*
N
N
2875
)'5
N
4'5
N
2875
N
*$3*36
4.1.2
Direct path
The input pins can be configured as direct path mode by setting Byte1 Bit5~Bit7. In direct
path mode the input pins are connected to dedicated mono fader directly, all the filters and
volume are bypassed. Below is described the assignment of the input pins and output fader
in direct path mode:
Pin5/QD2L
Pin6/QD2R
--> OUTLF
--> OUTRF
Pin7/QD3L
--> OUTLR
Pin9/QD3R
--> OUTRR
Pin10/FDL+_QD4L --> OUTL2
Pin13/FDR+_QD4R--> OUTR2
Note:
The configurations CFG2, CFG3 and CFG5 are not recommended in direct path mode.
Because in these 3 configurations SE4L/MD1+ and SE5R/MD2+ are connected to OUT2_L
and OUT2_R fader separately. In this case left and right channel of OUT2 belongs to
different input sources.
If the direct path is chosen, the input pins have to be used as single ended pins. In case of
differential inputs the ground or minus pins must be connect to GND by AC short.
Inputs in direct path mode are also selectable with front and rear selector.
DocID13698 Rev 6
15/47
46
Description
4.2
TDA7719
Mixing
The device provides mixing function which allows the mixing source mixed into front and
rear speaker output independently. The mixing source can be any single-ended input,
mono-differential input or beep input (Mono single-ended input when DC offset detector is
not used). In order to adjust the level of mixing signal, the mixing selector is followed with a
0 dB~-31 dB attenuator. The maximum mixing input signal level is 1.6 Vrms for single-ended
input and mono-differential input. For beep input, the maximum input signal level is about
1.4 Vrms. The block diagram of the mixing function is shown below.
Figure 4. Block diagram of mixing stage
0L[ LQJ
6HOHFWRU
6(,QSXWV
0',QSXWV
%HHS
aG%
6SHDNHU
$WWHQXDWRU
*$3*36
Since the input stage of this device has different configurations, the corresponding sources
for mixing selector are also different according to the configurations. The following table
defines the available sources for mixing under different configurations.
Table 8. Available sources for mixing
Mix selector bits
(Byte2 Bit2~Bit0)
Note:
16/47
000
001
010
011
100
101
110
111
MixIN0
MixIN1
MixIN2
MixIN3
MixIN4
MixIN5
MixIN6
MixIN7
CFG0
NA
NA
NA
NA
NA
NA
Beep
Mute
CFG1
SE1
SE2
SE3
NA
NA
NA
Beep
Mute
CFG2
SE1
SE2
SE3
SE4
SE5
NA
Beep
Mute
CFG3
SE1
SE2
SE3
MD1
NA
MD2
Beep
Mute
CFG4
NA
NA
NA
NA
NA
NA
Beep
Mute
CFG5
NA
NA
NA
SE4
SE5
NA
Beep
Mute
CFG6
MD3
SE2
SE3
NA
NA
NA
Beep
Mute
CFG7
SE1
SE2
SE3
NA
NA
NA
Beep
Mute
Only light grey cells are allowed mixing input. The dark grey cells are not allowed.
The beep input is available only when DC offset detector function is not used.
DocID13698 Rev 6
TDA7719
4.3
Description
Loudness
There are four parameters programmable in the loudness stage:
4.3.1
Loudness attenuation
Figure 5 shows the attenuation as a function of frequency at fP = 400 Hz
Figure 5. Loudness attenuation @ fP = 400 Hz.
-AGNITUDE;D"=
*$3*36
Peak frequency
Figure 6 shows the four possible peak-frequencies at 400, 800 and 2400 Hz
Figure 6. Loudness center frequencies @ Attn. = 15 dB.
-AGNITUDE;D"=
4.3.2
&REQUENCY;(Z=
&REQUENCY;(Z=
DocID13698 Rev 6
*$3*36
17/47
46
Description
4.3.3
TDA7719
High frequency boost
Figure 7 shows the different Loudness shapes in low and high frequency boost.
Figure 7. Loudness attenuation, fc =2.4 kHz
-AGNITUDE;D"=
&REQUENCY;(Z=
4.3.4
*$3*36
Flat mode
In flat mode the loudness stage works as a 0dB to -15dB attenuator.
4.4
SoftMute
The digitally controlled SoftMute stage allows muting/demuting the signal with a I2C-bus
programmable slope. The mute process can either be activated by the SoftMute pin or by
the I2C-bus. This slope is realized in a special S-shaped curve to mute slow in the critical
regions (see Figure 8).
For timing purposes the Bit0 of the I2C-bus output register is set to 1 from the start of muting
until the end of demuting.
Figure 8. SoftMute timing
%84
-54%
3)'.!,
2%&
3)'.!,
)#"53
/54
4IME
Note:
18/47
*$3*36
A started Mute action is always terminated and could not be interrupted by a change of the
mute signal.
DocID13698 Rev 6
TDA7719
4.5
Description
Softstep volume
When the volume-level is changed audible clicks could appear at the output. The root cause
of those clicks could either be a DC Offset before the volume-stage or the sudden change of
the envelope of the audio signal. With the Softstep feature both kinds of clicks could be
reduced to a minimum and are no more audible. The blend-time from one step to the next is
programmable as 5 ms or 10 ms. The softstep control is described in detail in Chapter 4.10.
4.6
Bass
There are four parameters programmable in the bass stage:
4.6.1
Bass attenuation
Figure 9 shows the attenuation as a function of frequency at a center frequency of 80 Hz.
Figure 9. Bass Control @ fc = 80 Hz, Q = 1
-AGNITUDE;D"=
&REQUENCY;(Z=
*$3*36
Bass center frequency
Figure 10 shows the four possible center frequencies 60, 80, 100 and 200 Hz.
Figure 10. Bass center frequencies @ gain = 14 dB, Q = 1
-AGNITUDE;D"=
4.6.2
&REQUENCY;(Z=
*$3*36
DocID13698 Rev 6
19/47
46
Description
4.6.3
TDA7719
Bass quality factors
Figure 11 shows the four possible quality factors 1, 1.25, 1.5 and 2.
Figure 11. Bass quality factors @ gain = 14 dB, fc = 80 Hz
-AGNITUDE;D"=
&REQUENCY;(Z=
*$3*36
4.6.4
DC mode
In this mode the DC gain is increased by 4.4 dB. In addition the programmed center
frequency and quality factor is decreased by 25 % which can be used to reach alternative
center frequencies or quality factors.
Figure 12. Bass normal and DC mode @ Gain = 14 dB, fc = 80 Hz
-AGNITUDE;D"=
&REQUENCY;(Z=
Note:
20/47
The center frequency, Q and DC-mode can be set fully independently.
DocID13698 Rev 6
*$3*36
TDA7719
4.7
Description
Middle
There are three parameters programmable in the middle stage:
4.7.1
Middle attenuation
Figure 13 shows the attenuation as a function of frequency at a center frequency of 1 kHz.
Figure 13. Middle control @ fc = 1 kHz, Q = 1
-AGNITUDE;D"=
&REQUENCY;(Z=
Middle center frequency
Figure 14 shows the four possible center frequencies 500 Hz, 1 kHz, 1.5 kHz and 2.5 kHz.
Figure 14. Middle center frequencies @ gain = 14d B, Q = 1
0DJQLWXGH>G%@
4.7.2
*$3*36
)UHTXHQF\ >+]@
DocID13698 Rev 6
*$3*36
21/47
46
Description
4.7.3
TDA7719
Middle quality factors
Figure 15 shows the four possible quality factors 0.5, 0.75, 1 and 1.25.
Figure 15. Middle quality factors @ gain = 14 dB, fc = 1 kHz
G%
4.8
+]
*$3*36
Treble
There are two parameters programmable in the treble stage:
4.8.1
Treble attenuation
Figure 16 shows the attenuation as a function of frequency at a center frequency of 17.5 kHz.
Figure 16. Treble Control @ fc = 17.5 kHz.
0DJQLWXGH G%
22/47
)UHTXHQF\ +]
DocID13698 Rev 6
*$3*36
TDA7719
4.8.2
Description
Treble center frequency
Figure 17 shows the four possible center frequencies 10 k, 12.5 k, 15 k and 17.5 kHz.
Figure 17. Treble center frequencies @ gain = 14 dB
G%
)UHTXHQF\ +]
*$3*36
Subwoofer Filter
The subwoofer lowpass filter has Butterworth characteristics with programmable cut-off
frequency (80 / 120 / 160 Hz). The output phase can be selected between 0 deg and
180 deg. The input of subwoofer takes signal from bass filter output or output of input mux.
Figure 18. Subwoofer control
0DJQLWXGH>G%@
4.9
)UHTXHQF\>+]@
*$3*36
DocID13698 Rev 6
23/47
46
Description
4.10
TDA7719
Softstep control
In this device, the softstep function is available for volume, speaker, loudness, treble, middle
and bass block. With softstep function, the audible noise of DC offset or the sudden change
of signal can be avoided when adjusting gain setting of the block.
For each block, the softstep function is controlled by softstep on/off control bit in the control
table. The softstep transient time selection (5 ms or 10 ms) is common for all blocks and it is
controlled by softstep time control bit. The softstep operation of all blocks has a common
centralized control. In this case, a new softstep operation can not be started before the
completion previous softstep.
There are two different modes to activate the softstep operation. The softstep operation can
be started right after I2C data sending, or the softstep can be activated in parallel after data
sending of several different blocks. The two modes are controlled by the ‘act bit’ (it is
normally bit7 of the byte.) of each byte. When act bit is ‘0’, which means action, the softstep
is activated right after the date byte is sent. When the act bit is ‘1’, which means wait, the
block goes to wait for softstep status. In this case, the block will wait for some other block to
activate the operation. The softstep operation of all blocks in wait status will be done
together with the block which activate the softstep. With this mode, all specific blocks can do
the softstep in parallel. This avoids waiting when the softstep is operated one by one.
Chip Addr
Sub Addr
0xxxxxxx
| Softstep start here
Chip Addr
Sub Addr
1xxxxxxx
1xxxxxxx
......
0xxxxxxx
| Softstep start
here for all
1.
2.
3.
24/47
It is not allowed to cross 0 dB with softstep directly. From plus gain to minus gain, it
must go to +0 dB first, then destination. From minus gain to plus gain, it must go to 0 dB first, and then destination.
When one block is in ‘wait for softstep’ status, it is not allowed to send data to this block
again before its softstep is completed.
To know if there is a softstep in operation, it is possible to monitor the ‘busy’ signal by
I2C transmission mode (Section 5.1.2). When softstep is busy (busy=0), it is better to
wait before sending new data until it is free (busy=1).
DocID13698 Rev 6
TDA7719
4.11
Description
DC offset detector and level meter option
This device provide DC offset detector function and level meter function option. In one
specific application, only one of the function can be used. The configuration of the function
is controlled by I2C bus (Byte3 Bit7).
When the device uses DC offset detector function, Pin22, Pin27 and Pin28 are used as
WinTC, DCErr and WinIN for DC offset detector. When it is configured as level meter, DCErr
becomes level meter output. In the mean time, WinIN is used as beep input (Mono singleended input for mixing), and WinTC becomes a reference voltage output (4 V external DC
voltage or 3.3 V internal reference voltage).
4.12
DC offset detector
Using the DC offset detection circuit (Figure 19) an offset voltage difference between the
audio power amplifier and the TDA7719's Front and Rear outputs can be detected,
preventing serious damage to the loudspeakers. The circuit compares whether the signal
crosses the zero level inside the audio power at the same time as in the speaker cell. The
output of the zero-window-comparator of the power amplifier must be connected with the
WinIn-input of the TDA7719. The WinIn-input has an internal pull-up resistor connected to
5.5 V. It is recommended to drive this pin with open-collector outputs only.
To compensate for errors at low frequencies the WinTC-pin are implemented, with external
capacitors introducing the same delay = 7.5k * Cext as the AC-coupling between the
TDA7719 and the power amplifier introduces. For the zero window comparators, the time
constant for spike rejection as well as the threshold are programmable.
For electrical characteristics see Chapter 3 on page 9.
A low-active DC-offset error signal appears at the DCErr output if the next conditions are
both true:
a) Front and rear outputs are inside zero crossing windows.
b) The Input voltage VWinIn is logic low whenever at least one output of the power
amplifier is outside the zero crossing windows.
After power-on, the external attached capacitor is rapidly charged (fast-charge) to overcome
a false indication.
DocID13698 Rev 6
25/47
46
Description
TDA7719
Figure 19. DC offset detection circuit (simplified)
:ERO7INDOW#OMP
/54,&
6TH
)N:ERO
6THn
K
:ERO7INDOW#OMP
6TH
)N:ERO
6THn
/542&
K
( ALLINSIDEZEROWINDOW
$#ERR
TO0
7IN4#
K
#EXT
6TH
:ERO7INDOW#OMP
M
#EXT
/54,2
6TH
)N:ERO
6THn
3PIKEREJECTION
K
:ERO7INDOW#OMP
/5422
7ININ
6TH
)N:ERO
6THn
*$3*36
4.13
Level meter
In case of not using DC offset detector, the three pins used for DCO can be configured as
other function. Pin27 (DC_Err / LMOUT) becomes the level meter output. The level meter
block takes signal after main input selector and mix signal into mono, then rectify the signal
and detect the peak of the signal. The output stage of level meter removes the DC voltage of
the signal and the output voltage level shows exactly the Vpeak of signal. Since the
discharge time constant of the level meter is quite slow, it is necessary to reset level meter
regularly (with I2C bus control Byte3 Bit6) to get correct peak information of the signal.
4.14
Output gain control
The output stage of the device can provide a option to have additional 1 dB gain in order to
boost the maximum output level to 2.2 Vrms with maximum 1 % distortion.
4.15
Audioprocessor testing
In the test mode, which can be activated by setting bit D7 of the I2C subaddress byte and bit
D0 of the testing-audioprocessor byte, several internal signals are available at the QD1L
pin. In this mode, the input resistance of 100 kΩ is disconnected from the pin. Internal
signals available for testing are listed in the data-byte specification.
26/47
DocID13698 Rev 6
TDA7719
Description
4.16
Test circuit (3 x QD + 1 x FD + DC offset detector)
Figure 20. Test circuit
Q)
4'/
4'/
:,1B,1%HHS
:,1B,1
4'5
'&B(55/0287
'&B(55
4'*
6'$
6'$
4'*
6&/
6&/
4'/
9''
4'5
087(
4'/
:,1B7&95()
4'*
287/)
287/)
4'5
287/5
287/5
)'/4'/
28755
28755
)'/4'*
2875)
2875)
)'54'*
287/
287/
)'54'5
2875
2875
&5()
*1'
Q)
4'5
X)
4'*
4'*
4'/
4'5
X)
Q)
Q)
Q)
4'/
76623
Q)
087(
X)
9
X)
4'*
Q)
4'5
Q)
)'/
Q)
)'/
)'5
Q)
Q)
)'5
X)
*$3*36
DocID13698 Rev 6
27/47
46
I2C bus specification
TDA7719
5
I2C bus specification
5.1
Interface protocol
The interface protocol comprises:
a start condition (S)
a chip address byte (the LSB determines read/write transmission)
a subaddress byte
a sequence of data (N-bytes + acknowledge)
a stop condition (P)
the max. clock speed is 400 kbits/s
3.3 V logic compatible
Figure 21. Switching characteristics
6&/
6'$
6
,
FKLSDGGUHVV
$&.
' ' ' ' ' ' ' '
6$ 6$ 6$ 6$ 6$
VXEDGGUHVV
$&.
' ' ' ' ' ' ' '
GDWD
GDWDQ
*$3*36
S = Start
ACK = Acknowledge
Table 9. I2C bus electrical characteristics
Symbol
28/47
Parameter
Min
Max
Unit
-
400
kHz
fSCL
SCL clock frequency
VIH
High level input voltage
2.4
-
V
VIL
Low level input voltage
-
0.8
V
tHD,STA
Hold time for START
0.6
-
μs
tSU,STO
Setup time for STOP
0.6
-
μs
tLOW
Low period for SCL clock
1.3
-
μs
tHIGH
High period for SCL clock
0.6
-
μs
tF
Fall time for SCL/SDA
-
300
ns
tR
Rise time for SCL/SDA
-
300
ns
tHD,DAT
Data hold time
0
-
ns
tSU,DAT
Data setup time
100
-
ns
DocID13698 Rev 6
I2C bus specification
TDA7719
Figure 22. I2C timing diagram
3$!
W /2:
3#,
W +''$7
W5
W +,*+
W +'67$
W 68'$7
W 68672
W)
*$3*36
5.1.1
Receive mode
S 1 0
0 0 1 0
0
R/W
ACK
TS
X
AI
A4
A3
A2
A1
A0
ACK
DATA
ACK
P
S = Start
R/W =
"0" -> Receive Mode (Chip can be programmed by μP)
"1" -> Transmission Mode (Data could be received by μP)
ACK = Acknowledge
P = Stop
TS = Testing mode
AI = Auto increment
5.1.2
S
Transmission mode
1
0
0
0
1
0
0
R/W
ACK
X
X
X
X
X
X
BZ
SM
ACK
P
SM = Soft mute activated for main channel
BZ = Softstep Busy (‘0’ = Busy)
X = Not used
The transmitted data is automatic updated after each ACK. Transmission can be repeated
without new chip address.
5.1.3
Reset condition
A Power-On-Reset is invoked if the supply voltage is below than 3.5 V. After that the
registers are initialized to the default data written in following tables.
DocID13698 Rev 6
29/47
46
I2C bus specification
TDA7719
Table 10. Subaddress (receive mode)
MSB
LSB
Function
I2
I1
I0
A4
A3
A2
A1
A0
Testing Mode
Off
On
0
1
x
Not used
Auto Increment Mode
Off
On
0
1
30/47
0
0
0
0
0
Input Configuration / Main Source Selector
0
0
0
0
1
2nd Source Selector / Direct Path
0
0
0
1
0
Mixing Source / Mixing Gain
0
0
0
1
1
Mix Control / Level Meter / DC Offset Detector Config
0
0
1
0
0
Soft Mute / Others
0
0
1
0
1
Soft Step I
0
0
1
1
0
Soft Step II / DC-detector
0
0
1
1
1
Loudness
0
1
0
0
0
Volume / Output Gain
0
1
0
0
1
Treble
0
1
0
1
0
Middle
0
1
0
1
1
Bass
0
1
1
0
0
Subwoofer / Middle / Bass
0
1
1
0
1
Speaker Attenuator Left Front
0
1
1
1
0
Speaker Attenuator Right Front
0
1
1
1
1
Speaker Attenuator Left Rear
1
0
0
0
0
Speaker Attenuator Right Rear
1
0
0
0
1
Subwoofer Attenuator Left
1
0
0
1
0
Subwoofer Attenuator Right
1
0
0
1
1
Testing Audio Processor 1
1
0
1
0
0
Testing Audio Processor 2
DocID13698 Rev 6
I2C bus specification
TDA7719
5.2
Data byte specification
The default power on status of the registers is written with underline.
Table 11. Input configuration / main selector (0)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
0
0
0
0
1
1
1
1
D1
0
0
1
1
0
0
1
1
Main source input gain select
0dB
3dB
0
1
Note:
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Main source selector
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
MD1/2 configuration for main selector
MD1
MD2
0
1
0
0
0
0
1
1
1
1
D0
Input configuration
CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7
0
1
0
1
0
1
0
1
For detailed input source and input stage configuration, please refer to Section 4.1.
DocID13698 Rev 6
31/47
46
I2C bus specification
TDA7719
Table 12. 2nd Source selector / direct path (1)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
0
0
0
0
1
1
1
1
D1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
2nd Source Selector
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
MD1/2 Configuration for 2nd Selector
MD1
MD2
0
1
2nd Source Input Gain Select
0dB
3dB
0
1
QD2 Bypass (Front)
on
Off
0
1
QD3 Bypass (Rear)
on
Off
0
1
QD4 Bypass (Subwoofer)
on
Off
0
1
Note:
D0
For detailed input source and input stage configuration, please refer to Section 4.1.
To active QD3 Bypass (Rear) function, it needs to set Byte3_D4 to “Direct Path / 2nd
Source” also.
32/47
DocID13698 Rev 6
I2C bus specification
TDA7719
Table 13. Mixing source / mixing gain (2)
MSB
LSB
Function
D7
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
D6
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
D5
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
D4
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
D3
D2
D1
D0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Mixing Source Selector
IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7
Mixing Attenuator
0dB
-1dB
-2dB
-3dB
-4dB
-5dB
-6dB
-7dB
-8dB
-9dB
-10dB
-11dB
-12dB
-13dB
-14dB
-15dB
-16dB
-17dB
-18dB
-19dB
-20dB
-21dB
-22dB
-23dB
-24dB
-25dB
-26dB
-27dB
-28dB
-29dB
-30dB
-31dB
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
DocID13698 Rev 6
33/47
46
I2C bus specification
TDA7719
Table 14. Mix control / level meter / dc offset detector configure (3)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
1
0
1
Mix to Front Right
On
Off
Mix to Rear Left
On
Off
Mix to Rear Right
On
Off
0
1
Rear Speaker Input Configuration
Direct Path / 2nd Source
Main Signal
0
1
Reference Output Select
Internal Vref (3.3V)
External Vref (4V)
0
1
Level Meter Reset
Normal
Reset
0
1
DC Offset Detector / Level Meter Config
Level Meter
DC Offset Detector
0
1
34/47
Mix to Front Left
On
Off
DocID13698 Rev 6
I2C bus specification
TDA7719
Table 15. Soft mute / others (4)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
1
0
0
1
1
0
1
0
1
Soft Mute
On
Off
Pin Influence for Mute
Pin and IIC
IIC
Soft Mute Time
0.48ms
0.96ms
7.68ms
15.36ms
Subwoofer Input Configuration
Input Mux
Bass Output
0
1
Subwoofer Enable (OUTL3 & OUTR3)
On
Off
0
1
Fast Charge
On
Off
0
1
Anti-Alias Filter
On
Off (bypass)
0
1
DocID13698 Rev 6
35/47
46
I2C bus specification
TDA7719
Table 16. SoftStep I (5)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
1
0
1
Volume Soft Step
On
Off
Treble Soft Step
On
Off
Middle Soft Step
On
Off
0
1
Bass Soft Step
On
Off
0
1
Speaker LF Soft Step
On
Off
0
1
Speaker RF Soft Step
On
Off
0
1
Speaker LR Soft Step
On
Off
0
1
36/47
Loudness Soft Step
On
Off
DocID13698 Rev 6
I2C bus specification
TDA7719
Table 17. SoftStep II / DC detector (6)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
1
0
1
0
0
1
1
Subwoofer Left Soft Step
on
off
Subwoofer Right Soft Step
on
off
Soft Step Time
5ms
10ms
0
1
0
0
1
Speaker RR Soft Step
on
off
Zero-comparator Window size
±100mV
±75mV
±50mV
0
1
0
Spike rejection time constant
11μs
22 μs
33 μs
44 μs
0
1
0
1
DocID13698 Rev 6
37/47
46
I2C bus specification
TDA7719
Table 18. Loudness (7)
MSB
LSB
Function
D7
D6
D5
0
0
1
1
D4
D3
D2
D1
D0
0
0
:
1
1
0
0
:
1
1
0
0
:
1
1
0
1
:
0
1
Attenuation
0dB
-1dB
:
-14dB
-15dB
Center Frequency
Flat
400Hz
800Hz
2400Hz
0
1
0
1
High Boost
on
off
0
1
Soft Step Action
act
wait
0
1
Table 19. Volume / output gain (8)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
0
:
0
0
1
1
:
1
1
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
1
:
0
1
1
0
:
1
0
x
Not used
Output Gain
1dB
0dB
0
1
Soft Step Action
act
wait
0
1
38/47
Gain/Attenuation
-15dB
-14dB
:
-1dB
0dB
0dB
+1dB
:
+14dB
+15dB
DocID13698 Rev 6
I2C bus specification
TDA7719
Table 20. Treble filter (9)
MSB
D7
LSB
D6
0
0
1
1
D5
D4
D3
D2
D1
D0
0
0
:
0
0
1
1
:
1
1
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
1
:
0
1
1
0
:
1
0
Function
Gain/Attenuation
-15dB
-14dB
:
-1dB
0dB
0dB
+1dB
:
+14dB
+15dB
Treble Center Frequency
10.0kHz
12.5kHz
15.0kHz
17.5kHz
0
1
0
1
Soft Step Action
act
wait
0
1
Table 21. Middle filter (10)
MSB
D7
LSB
D6
0
0
1
1
D5
D4
D3
D2
D1
D0
0
0
:
0
0
1
1
:
1
1
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
1
:
0
1
1
0
:
1
0
Function
Gain/Attenuation
-15dB
-14dB
:
-1dB
0dB
0dB
+1dB
:
+14dB
+15dB
Middle Q Factor
0.5
0.75
1
1.25
0
1
0
1
Soft Step Action
act
wait
0
1
DocID13698 Rev 6
39/47
46
I2C bus specification
TDA7719
Table 22. Bass filter (11)
MSB
D7
LSB
D6
0
0
1
1
D5
D4
D3
D2
D1
D0
0
0
:
0
0
1
1
:
1
1
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
0
:
1
1
1
1
:
0
0
0
1
:
0
1
1
0
:
1
0
0
1
0
1
0
1
Function
Gain/Attenuation
-15dB
-14dB
:
-1dB
0dB
0dB
+1dB
:
+14dB
+15dB
Bass Q Factor
1.0
1.25
1.5
2.0
Soft Step Action
act
wait
Table 23. Subwoofer / middle / bass (12)
MSB
D7
LSB
D6
D5
D4
D3
D2
D1
0
0
1
1
0
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
40/47
DocID13698 Rev 6
D0
0
1
0
1
Function
Subwoofer Cut-off Frequency
flat
80Hz
120Hz
160Hz
Subwoofer Output Phase
180 deg
0 deg
Middle Center Frequency
500Hz
1000Hz
1500Hz
2500Hz
Bass Center Frequency
60Hz
80Hz
100Hz
200Hz
Bass DC Mode
on
off
I2C bus specification
TDA7719
Table 24. Speaker attenuation (LF/RF/LR/RR) (13-16)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
0
:
0
0
0
:
1
1
1
0
0
:
0
0
0
:
0
0
1
0
0
:
0
1
1
:
1
1
x
0
0
:
1
0
0
:
1
1
x
0
0
:
1
0
0
:
1
1
x
0
0
:
1
0
0
:
1
1
x
0
1
:
1
0
1
:
0
1
x
Gain/Attenuation
0dB
0dB
:
0dB
0dB
-1dB
:
-78dB
-79dB
mute
Soft Step Action
act
wait
0
1
Table 25. Subwoofer attenuation (subwoofer L/subwoofer R) (17-18)
MSB
LSB
Function
D7
D6
0
0
:
0
0
0
:
1
1
1
D5
0
0
:
0
0
0
:
0
0
1
D4
0
0
:
0
1
1
:
1
1
x
D3
0
0
:
1
0
0
:
1
1
x
D2
0
0
:
1
0
0
:
1
1
x
D1
0
0
:
1
0
0
:
1
1
x
D0
0
1
:
1
0
1
:
0
1
x
Gain/Attenuation
+0dB
+1dB
:
+15dB
-0dB
-1dB
:
-78dB
-79dB
mute
Soft Step Action
act
wait
0
1
DocID13698 Rev 6
41/47
46
I2C bus specification
TDA7719
Table 26. Testing audio processor 1 (19)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Test Multiplexer at QD1L (1)
DCDet Vth High
DCDet Vth Low
VolumeoutL
IntZeroErr
InGainL
LoudoutL
BassoutL
MidoutL
Ref5V5
VGB1.26
SMCLK
TrebleoutL
SSCLK
Clock200k
REQ
SDCLK
Clock Fast Mode (2)
on
Off
0
1
Clock Source (2)
external (at mute pin)
Internal (200kHz)
0
1
x
Not Used
1. The control bit needs both I2C test mode on & sub-address test mode on.
2. The control bit does not depend on test mode.
42/47
Audio Processor Testing Mode
off
on
DocID13698 Rev 6
I2C bus specification
TDA7719
Table 27. Testing audio processor 2 (20)
MSB
LSB
Function
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
1
0
1
0
0
1
1
0
0
1
1
x
x
Test Architecture (1)
normal
Split
Oscillator Clock (2)
400kHz
800kHz
Softstep Curve (2)
S-Curve
Linear Curve
0
1
0
1
Manual Set Busy Signal (1)
Auto
Auto
0
1
0
1
0
1
Request for Clk Generator (1)
Allow
Allow
Stopped
Stopped
x
Not Used
1. The control bit needs sub-address test mode on
2. The control bit does not depend on test mode.
DocID13698 Rev 6
43/47
46
Package information
6
TDA7719
Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.
6.1
TSSOP28 package information
Figure 23. TSSOP28 package outline
B'B
工商网监
湘ICP备2023018690号
