0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
RBHV5408DJ

RBHV5408DJ

  • 厂商:

    SUTEX

  • 封装:

  • 描述:

    RBHV5408DJ - 32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs - Supertex,...

  • 数据手册
  • 价格&库存
RBHV5408DJ 数据手册
HV5308 HV5408 32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs Ordering Information Package Options Device 44 J-Lead Quad Ceramic Chip Carrier HV5308DJ HV5408DJ 44 J-Lead Quad Plastic Chip Carrier HV5308PJ HV5408PJ 44 Lead Quad Plastic Gullwing HV5308PG HV5408PG Die HV5308X HV5408X 44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*) RBHV5308DJ RBHV5408DJ HV5308 HV5408 * For Hi-Rel process flows, please refer to perfer to page 5-3 in the Databook. Features ❏ Processed with HVCMOS® technology ❏ Low power level shifting ❏ Source/sink current minimum 20mA ❏ Shift register speed 8MHz ❏ Latched data outputs ❏ CMOS compatible inputs ❏ Forward and reverse shifting options ❏ Diode to VPP allows efficient power recovery General Description The HV53 and HV54 are low voltage serial to high voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays. These devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. Q1 is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV54 shifts in the counterclockwise direction when viewed from the top of the package and the HV53 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low. Absolute Maximum Ratings1 Supply voltage, VDD2 Supply voltage, VPP Logic input levels2 Ground current 3 -0.5V to +16V -0.5V to +90V -0.5 to VDD + 0.5V 1.5A Plastic Ceramic Plastic Ceramic 1200mW 1500mW -40°C to +85°C -55°C to 125°C -65°C to +150°C 260°C Continuous total power dissipation 4 Operating temperature range Storage temperature range Lead temperature 1.6mm (1/16 inch) from case for 10 seconds Notes: 1. Device will survive (but operation may not be specified or guaranteed) at these extremes. 2. All voltages are referenced to GND. 3. Duty cycle is limited by the total power dissipated in the package. 4. For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C for plastic and at 15mW/°C for ceramic. 12/13/01 Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to 1 workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website. HV5308/HV5408 Electrical Characteristics (VPP = 60V, VDD = 12V, TA =25°C) DC Characteristics Symbol IPP IDDQ IDD VOH (Data) VOL (Data) IIH IIL VOC VOH VOL VOH VOL Parameter VPP Supply Current IDD Supply Current (Quiescent) IDD Supply Current (Operating) Shift Register Output Voltage Shift Register Output Voltage Current Leakage, any input Current Leakage, any input HV Output Clamp Diode Voltage HV Output when Sourcing HV Output when Sinking HV Output when Sourcing HV Output when Sinking 52 8 52 8 10.5 1 1 -1 -1.5 Min Max 0.5 100 15 Units mA µA mA V V µA µA V V V V V Conditions HVoutputs HIGH to LOW All inputs = VDD or GND VDD = VDD max, fCLK = 8 MHz IO = 100µA IO = 100µA VIN = VDD VIN = 0 IOL = -100mA IOH = -20mA, -40 to 85°C IOL = 20mA, -40 to 85°C IOH = -15mA, -55 to 125°C IOL = 15mA, -55 to 125°C AC Characteristics Symbol fCLK tWL or tWH tSU tH tDLH (Data) tDHL (Data) tDLE tWLE tSLE tON tOFF Parameter Clock Frequency Clock width, HIGH or LOW Setup time before CLK rises Hold time after CLK rises Data Output Delay after L to H CLK Data Output Delay after H to L CLK LE Delay after L to H CLK Width of LE Pulse LE Setup Time before L to H CLK Delay from LE to HVOUT, L to H Delay from LE to HVOUT, H to L 50 50 50 500 500 62 25 10 110 110 Min Max 8 Units MHz ns ns ns ns ns ns ns ns ns ns CL = 15pF CL = 15pF Conditions Recommended Operating Conditions (over -40 to 85°C for plastic and -55°C to 125°C for ceramic) Symbol VDD VPP VIH VIL fCLK Parameter Logic Voltage Supply High Voltage Supply Input HIGH Voltage Input LOW Voltage Clock Frequency Min 10.8 8.0 VDD-2 0 0 Max 13.2 80 VDD 2 8 Units V V V V MHz Note: Power-up sequence should be the following: 1. Connect ground. 2. Apply VDD. 3. Set all inputs (Data, CLK, LE, etc.) to a known state. 4. Apply VPP. 5. The VPP should not fall below VDD or float during operation. Power-down sequence should be the reverse of the above. 2 HV5308/HV5408 Input and Output Equivalent Circuits VDD VDD VPP Input Data Out HVOUT GND Logic Inputs GND Logic Data Output GND High Voltage Outputs Switching Waveforms VIH Data Input 50% tSU Clock 50% tWL 50% tWH 50% VOL Data Out tDLH 50% tDHL VOH VOL Data Valid tH VIH 50% 50% VIL VOH 50% VIL Latch Enable tDLE 50% tWLE 50% tSLE VIH VOL Q w/ S/R LOW tOFF Q w/ S/R HIGH 90% 10% VOH VOL 10% tON 90% VOH VOL 3 HV5308/HV5408 Functional Block Diagram VPP Output Enable Latch Enable Data Input HVOUT1 Clock 32 Bit Shift Register 32 Latches HVOUT2 • • • 32 Outputs Total • • • HVOUT31 Data Out HVOUT32 Function Tables Data Input H L X * CLK* Data Output H L No No Change = LOW-to-HIGH level transition Data Input X X H L LE X L H H OE L H H H HV Output All HVOUT = LOW Previous Latched Data H L 4 HV5308/HV5408 Pin Configuration HV53 44 Pin J-Lead Package Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Function HVOUT 17 HVOUT 16 HVOUT 15 HVOUT 14 HVOUT 13 HVOUT 12 HVOUT 11 HVOUT 10 HVOUT 9 HVOUT 8 HVOUT 7 HVOUT 6 HVOUT 5 HVOUT 4 HVOUT 3 HVOUT 2 HVOUT 1 Data Out N/C N/C N/C Clock Pin 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Function GND VPP VDD Latch Enable Data In Output Enable N/C HVOUT 32 HVOUT 31 HVOUT 30 HVOUT 29 HVOUT 28 HVOUT 27 HVOUT 26 HVOUT 25 HVOUT 24 HVOUT 23 HVOUT 22 HVOUT 21 HVOUT 20 HVOUT 19 HVOUT 18 Package Outline 39 38 37 36 35 34 33 32 31 30 29 40 41 42 43 44 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 28 27 26 25 24 23 22 21 20 19 18 top view 44-pin J-Lead Package HV54 44 Pin J-Lead Package Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Function HVOUT16 HVOUT17 HVOUT18 HVOUT19 HVOUT20 HVOUT21 HVOUT22 HVOUT23 HVOUT24 HVOUT25 HVOUT26 HVOUT27 HVOUT28 HVOUT29 HVOUT30 HVOUT31 HVOUT32 Data Out N/C N/C N/C Clock Pin 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Function GND VPP VDD Latch Enable Data In Output Enable N/C HVOUT1 HVOUT2 HVOUT3 HVOUT4 HVOUT5 HVOUT6 HVOUT7 HVOUT8 HVOUT9 HVOUT10 HVOUT11 HVOUT12 HVOUT13 HVOUT14 HVOUT15 5 HV5308/HV5408 Pin Configuration HV53 44 Pin Quad Plastic Gullwing Package Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Function HVOUT 22 HVOUT 21 HVOUT 20 HVOUT 19 HVOUT 18 HVOUT 17 HVOUT 16 HVOUT 15 HVOUT 14 HVOUT 13 HVOUT 12 HVOUT 11 HVOUT 10 HVOUT 9 HVOUT 8 HVOUT 7 HVOUT 6 HVOUT 5 HVOUT 4 HVOUT 3 HVOUT 2 HVOUT 1 Pin 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Function Data Out N/C N/C N/C Clock GND VPP VDD Latch Enable Data In Output Enable N/C HVOUT 32 HVOUT 31 HVOUT 30 HVOUT 29 HVOUT 28 HVOUT 27 HVOUT 26 HVOUT 25 HVOUT 24 HVOUT 23 Package Outline 44 43 42 41 40 39 38 37 36 35 34 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 33 32 31 30 29 28 27 26 25 24 23 top view 44-pin Quad Plastic Gullwing Package HV54 44 Pin Quad Plastic Gullwing Package Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Function HVOUT11 HVOUT12 HVOUT13 HVOUT14 HVOUT15 HVOUT16 HVOUT17 HVOUT18 HVOUT19 HVOUT20 HVOUT21 HVOUT22 HVOUT23 HVOUT24 HVOUT25 HVOUT26 HVOUT27 HVOUT28 HVOUT29 HVOUT30 HVOUT31 HVOUT32 Pin 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 Function Data Out N/C N/C N/C Clock GND VPP VDD Latch Enable Data In Output Enable N/C HVOUT1 HVOUT2 HVOUT3 HVOUT4 HVOUT5 HVOUT6 HVOUT7 HVOUT8 HVOUT9 HVOUT10 12/13/010 ©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited. 6 1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com
RBHV5408DJ 价格&库存

很抱歉,暂时无法提供与“RBHV5408DJ”相匹配的价格&库存,您可以联系我们找货

免费人工找货