TN5335K1

TN5335 Low Threshold N-Channel Enhancement-Mode Vertical DMOS FETs Ordering Information BVDSS / BVDGS 350V * Same as SOT-89. RDS(ON) (max) 15Ω VGS(th) (max) 2.0V ID(ON) (min) 750mA Order Number / Package TO-236AB TN5335K1 TO-243AA* TN5335N8 Wafer TN5335NW Product supplied on 2000 piece carrier tape reels. Features ❏ Low threshold – 2.0V max. ❏ High input impedance ❏ Low input capacitance ❏ Fast switching speeds ❏ Low on resistance ❏ Free from secondary breakdown ❏ Low input and output leakage Product marking for SOT-23 Product marking for TO-243AA N3S❋ Where ❋ = 2-week alpha date code TN3S❋ Where ❋ = 2-week alpha date code Low Threshold DMOS Technology These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown. Supertex’s vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired. Applications ❏ Logic level interfaces – ideal for TTL and CMOS ❏ Solid state relays ❏ Battery operated systems ❏ Photo voltaic drives ❏ Analog switches ❏ General purpose line drivers ❏ Telecom switches ❏ Modem hook switches Package Options D Absolute Maximum Ratings Drain-to-Source Voltage Drain-to-Gate Voltage Gate-to-Source Voltage Operating and Storage Temperature Soldering Temperature* * Distance of 1.6 mm from case for 10 seconds. 11/12/01 D G GS BVDSS BVDGS ± 20V -55°C to +150°C 300°C D S TO-236AB (SOT-23) top view TO-243AA (SOT-89) Note: See Package Outline section for dimensions. Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website. 1 TN5335 Thermal Characteristics Package TO-236AB TO-243AA † ID (continuous)* 110mA 230mA ID (pulsed) 800mA 1.3A Power Dissipation @ TA = 25°C 0.36W 1.6W† θjc θja IDR* 110mA 230mA IDRM 800mA 1.3A °C/W 200 15 °C/W 350 78† * ID (continuous) is limited by max rated Tj. Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant PD increase possible on ceramic substrate. Electrical Characteristics (@ 25°C unless otherwise specified) Symbol BVDSS VGS(th) ∆VGS(th) IGSS IDSS Parameter Drain-to-Source Breakdown Voltage Gate Threshold Voltage Change in VGS(th) with Temperature Gate Body Leakage Zero Gate Voltage Drain Current Min 350 0.6 Typ Max 2.0 -4.5 100 1.0 10 1.0 5.0 ID(ON) RDS(ON) ON-State Drain Current Static Drain-to Source On-State Resistance 300 750 15 15 15 125 110 60 22 20 15 25 25 1.8 800 V ns VGS = 0V, ISD = 200mA VGS = 0V, ISD = 200mA ns pF VGS = 0V, VDS = 25V f = 1Mhz VDD = 25V, ID = 150mA, RGEN = 25Ω 1.0 Ω %/°C m Unit V V mV/°C nA µA µA mA nA mA Conditions VGS = 0V, ID = 100µA VGS = VDS, ID= 1mA VGS = VDS, ID= 1mA VGS = ± 20V, VDS = 0V VGS = 0V, VDS = 100V VGS = 0V, VDS = Max Rating VGS = 0V, VDS = 0.8 Max Rating TA = 125°C VGS = 0V, VDS = 330V VGS = 4.5V, VDS = 25V VGS = 10V, VDS = 25V VGS = 3.0V, ID = 20mA VGS = 4.5V, ID = 150mA VGS = 10V, ID = 200mA VGS = 4.5V, ID = 150mA VDS = 25V, ID = 200mA COSS CRSS td(ON) tr td(OFF) tf VSD trr Common Source Output Capacitance Reverse Transfer Capacitance Turn-ON Delay Time Rise Time Turn-OFF Delay Time Fall Time Diode Forward Voltage Drop Reverse Recovery Time Notes: 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) 2. All A.C. parameters sample tested. Switching Waveforms and Test Circuit 10V 90% INPUT 0V PULSE GENERATOR Rgen 10% t(ON) t(OFF) tr td(OFF) tF td(ON) VDD 10% 10% INPUT OUTPUT 0V 90% 90% ©2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited. 2 1235 Bordeaux Drive, Sunnyvale, CA 94089 TEL: (408) 744-0100 • FAX: (408) 222-4895 www.supertex.com Ω ∆RDS(ON) GFS CISS Change in RDS(ON) with Temperature Forward Transconductance Input Capacitance VDD RL OUTPUT D.U.T. 11/12/01