IRFBC40ASTRLPBF

IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix Power MOSFET FEATURES D • Low gate charge Qg results in simple drive requirement D2PAK (TO-263) Available • Improved gate, avalanche and dynamic dV/dt ruggedness G Available • Fully characterized capacitance and avalanche voltage and current G D S • Effective Coss specified S • Material categorization: for definitions of compliance please see www.vishay.com/doc?99912 N-Channel MOSFET Note * This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details PRODUCT SUMMARY VDS (V) 600 RDS(on) () VGS = 10 V 1.2 Qg max. (nC) 42 Qgs (nC) 10 Qgd (nC) 20 Configuration APPLICATIONS • Switch mode power supply (SMPS) • Uninterruptible power supply Single • High speed power switching TYPICAL SMPS TOPOLOGIES • Single transistor forward ORDERING INFORMATION Package D2PAK (TO-263) D2PAK (TO-263) Lead (Pb)-free and halogen-free SiHFBC40AS-GE3 SiHFBC40ASTRL-GE3 a D2PAK (TO-263) SiHFBC40ASTRR-GE3 a Lead (Pb)-free IRFBC40ASPbF IRFBC40ASTRLPbF a IRFBC40ASTRRPbF a Note a. See device orientation. ABSOLUTE MAXIMUM RATINGS (TC = 25 °C, unless otherwise noted) PARAMETER SYMBOL LIMIT Drain-source voltage VDS 600 Gate-source voltage VGS ± 30 Continuous drain current e VGS at 10 V TC = 25 °C TC = 100 °C Pulsed drain current a, e ID UNIT V 6.2 3.9 A IDM 25 1.0 W/°C Single pulse avalanche energy b EAS 570 mJ Repetitive avalanche current a IAR 6.2 A EAR 13 mJ PD 125 W dV/dt 6.0 V/ns TJ, Tstg -55 to +150 Linear derating factor Repetitive avalanche energy a Maximum power dissipation TC = 25 °C Peak diode recovery dV/dt c, e Operating junction and storage temperature range Soldering recommendations (peak temperature) d for 10 s 300 °C Notes a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Starting TJ = 25 °C, L = 29.6 mH, Rg = 25 , IAS = 6.2 A (see fig. 12) c. ISD  6.2 A, dI/dt  88 A/μs, VDD  VDS, TJ  150 °C d. 1.6 mm from case e. Uses IRFBC40A, SiHFBC40A data and test conditions S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 1 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix THERMAL RESISTANCE RATINGS PARAMETER SYMBOL TYP. MAX. Maximum junction-to-ambient RthJA - 40 Maximum junction-to-case (drain) RthJC - 1.0 UNIT °C/W SPECIFICATIONS (TJ = 25 °C, unless otherwise noted) PARAMETER SYMBOL TEST CONDITIONS MIN. TYP. MAX. UNIT Static Drain-source breakdown voltage VDS temperature coefficient Gate-source threshold voltage Gate-source leakage Zero gate voltage drain current Drain-source on-state resistance Forward transconductance VDS VGS = 0 V, ID = 250 μA 600 - - VDS/TJ Reference to 25 °C, ID = 1 mA d - 0.66 - V V/°C VGS(th) VDS = VGS, ID = 250 μA 2.0 - 4.0 V nA IGSS IDSS VGS = ± 30 V - - ± 100 VDS = 600 V, VGS = 0 V - - 25 VDS = 480 V, VGS = 0 V, TJ = 125 °C - - 250 μA - - 1.2  gfs VDS = 50 V, ID = 3.7 A 3.4 - - S VGS = 0 V, VDS = 25 V, f = 1.0 MHz, see fig. 5 - 1036 - - 136 - - 7.0 - - 1487 - RDS(on) ID = 3.7 A b VGS = 10 V Dynamic Input capacitance Ciss Output capacitance Coss Reverse transfer capacitance Crss Output capacitance Output capacitance effective Total gate charge Gate-source charge Coss VDS = 1.0 V, f = 1.0 MHz VGS = 0 V Coss eff. VDS = 480 V, f = 1.0 MHz - 36 - VDS = 0 V to 480 V c - 48 - - - 42 - - 10 Qg Qgs VGS = 10 V ID = 6.2 A, VDS = 480 V, see fig. 6 and 13 b Gate-drain charge Qgd - - 20 Turn-on delay time td(on) - 13 - Rise time Turn-off delay time tr td(off) Fall time tf Gate input resistance Rg VDD = 300 V, ID = 6.2 A, Rg = 9.1 , RD = 47 see fig. 10 b - 23 - - 31 - - 18 - f = 1 MHz, open drain 0.6 - 3.9 - - 6.2 - - 25 pF nC ns  Drain-Source Body Diode Characteristics Continuous source-drain diode current Pulsed diode forward current a Body diode voltage IS ISM VSD Body diode reverse recovery time trr Body diode reverse recovery charge Qrr Forward turn-on time ton MOSFET symbol showing the integral reverse p - n junction diode D A G TJ = 25 °C, IS = 6.2 A, VGS = 0 S Vb TJ = 25 °C, IF = 6.2 A, dI/dt = 100 A/μs b - - 1.5 V - 431 647 ns - 1.8 2.8 μC Intrinsic turn-on time is negligible (turn-on is dominated by LS and LD) Notes a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Pulse width  300 μs; duty cycle  2 % c. COSS eff. is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 % to 80 % VDS d. Uses IRHFBC40A, SiHFBC40A data and test conditions S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 2 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) Fig. 1 - Typical Output Characteristics Fig. 4 - Normalized On-Resistance vs. Temperature Fig. 2 - Typical Output Characteristics Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage Fig. 3 - Typical Transfer Characteristics Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 3 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) RD VDS VGS D.U.T. Rg + - VDD 10 V Pulse width ≤ 1 µs Duty factor ≤ 0.1 % Fig. 10a - Switching Time Test Circuit VDS 90 % Fig. 7 - Typical Source-Drain Diode Forward Voltage 10 % VGS td(on) tr td(off) tf Fig. 10b - Switching Time Waveforms Fig. 8 - Maximum Safe Operating Area Fig. 9 - Maximum Drain Current vs. Case Temperature S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 4 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 5 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted) 15 V Driver L VDS Rg D.U.T + A - VDD IAS 20 V tp 0.01 Ω Fig. 12a - Unclamped Inductive Test Circuit VDS Fig. 12d - Maximum Avalanche Energy vs. Drain Current tp QG 10 V QGS IAS Fig. 12b - Unclamped Inductive Waveforms QGD VG Charge Fig. 13a - Basic Gate Charge Waveform Current regulator Same type as D.U.T. 50 kΩ 12 V 0.2 µF 0.3 µF + D.U.T. - VDS VGS Fig. 12c - Maximum Avalanche Energy vs. Drain Current 3 mA IG ID Current sampling resistors Fig. 13b - Gate Charge Test Circuit S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 6 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 IRFBC40AS, SiHFBC40AS www.vishay.com Vishay Siliconix Peak Diode Recovery dV/dt Test Circuit + D.U.T. Circuit layout considerations • Low stray inductance • Ground plane • Low leakage inductance current transformer + + - - Rg • • • • dV/dt controlled by Rg Driver same type as D.U.T. ISD controlled by duty factor “D” D.U.T. - device under test + - VDD Driver gate drive P.W. Period D= P.W. Period VGS = 10 Va D.U.T. lSD waveform Reverse recovery current Body diode forward current dI/dt D.U.T. VDS waveform Diode recovery dV/dt Re-applied voltage Inductor current VDD Body diode forward drop Ripple ≤ 5 % ISD Note a. VGS = 5 V for logic level devices Fig. 14 - For N-Channel          Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91113. S21-0943-Rev. E, 20-Sep-2021 Document Number: 91113 7 For technical questions, contact: hvm@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Package Information Vishay Siliconix TO-263AB (HIGH VOLTAGE) A (Datum A) 3 A 4 4 L1 B A E c2 H Gauge plane 4 0° to 8° 5 D B Detail A Seating plane H 1 2 C 3 C L L3 L4 Detail “A” Rotated 90° CW scale 8:1 L2 B A1 B A 2 x b2 c 2xb E 0.010 M A M B ± 0.004 M B 2xe Plating 5 b1, b3 Base metal c1 (c) D1 4 5 (b, b2) Lead tip MILLIMETERS DIM. MIN. MAX. View A - A INCHES MIN. 4 E1 Section B - B and C - C Scale: none MILLIMETERS MAX. DIM. MIN. INCHES MAX. MIN. MAX. A 4.06 4.83 0.160 0.190 D1 6.86 - 0.270 - A1 0.00 0.25 0.000 0.010 E 9.65 10.67 0.380 0.420 6.22 - 0.245 - b 0.51 0.99 0.020 0.039 E1 b1 0.51 0.89 0.020 0.035 e b2 1.14 1.78 0.045 0.070 H 14.61 15.88 0.575 0.625 b3 1.14 1.73 0.045 0.068 L 1.78 2.79 0.070 0.110 2.54 BSC 0.100 BSC c 0.38 0.74 0.015 0.029 L1 - 1.65 - 0.066 c1 0.38 0.58 0.015 0.023 L2 - 1.78 - 0.070 c2 1.14 1.65 0.045 0.065 L3 D 8.38 9.65 0.330 0.380 L4 0.25 BSC 4.78 5.28 0.010 BSC 0.188 0.208 ECN: S-82110-Rev. A, 15-Sep-08 DWG: 5970 Notes 1. Dimensioning and tolerancing per ASME Y14.5M-1994. 2. Dimensions are shown in millimeters (inches). 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A. 4. Thermal PAD contour optional within dimension E, L1, D1 and E1. 5. Dimension b1 and c1 apply to base metal only. 6. Datum A and B to be determined at datum plane H. 7. Outline conforms to JEDEC outline to TO-263AB. Document Number: 91364 Revision: 15-Sep-08 www.vishay.com 1 AN826 Vishay Siliconix RECOMMENDED MINIMUM PADS FOR D2PAK: 3-Lead 0.420 0.355 0.635 (16.129) (9.017) (10.668) 0.145 (3.683) 0.135 (3.429) 0.200 0.050 (5.080) (1.257) Recommended Minimum Pads Dimensions in Inches/(mm) Return to Index Document Number: 73397 11-Apr-05 www.vishay.com 1 Legal Disclaimer Notice www.vishay.com Vishay Disclaimer ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein. Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links. Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners. © 2022 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED Revision: 01-Jan-2022 1 Document Number: 91000