SiS488DN
Vishay Siliconix
N-Channel 40 V (D-S) MOSFET
FEATURES
PRODUCT SUMMARY
VDS (V)
40
RDS(on) () (Max.)
ID (A)f
0.0055 at VGS = 10 V
40g
0.0075 at VGS = 4.5 V
40g
•
•
•
•
Qg (Typ.)
9.8 nC
PowerPAK® 1212-8
TrenchFET® Power MOSFET
100 % Rg and UIS Tested
Capable of Operating with 5 V Gate Drive
Material categorization:
For definitions of compliance please see
www.vishay.com/doc?99912
APPLICATIONS
S
3.30 mm
•
•
•
•
•
3.30 mm
1
S
2
S
3
G
4
D
8
Synchronous Rectification
Synchronous Buck Converters
ORing
Load Switching
Motor Drive Switch
D
G
D
7
D
6
D
5
Bottom View
S
N-Channel MOSFET
Ordering Information:
SiS488DN-T1-GE3 (Lead (Pb)-free and Halogen-free)
ABSOLUTE MAXIMUM RATINGS (TA = 25 °C, unless otherwise noted)
Parameter
Drain-Source Voltage
Symbol
VDS
Limit
Gate-Source Voltage
VGS
± 20
TC = 70 °C
40g
ID
TA = 25 °C
19.3a, b
15.5a, b
100
TA = 70 °C
Pulsed Drain Current (t = 100 µs)
IDM
Continuous Source-Drain Diode Current
Single Pulse Avalanche Current
TC = 25 °C
3.1a, b
IAS
20
EAS
20
TC = 25 °C
33
PD
TA = 25 °C
W
3.7a, b
2.4a, b
TA = 70 °C
Operating Junction and Storage Temperature Range
mJ
52
TC = 70 °C
Maximum Power Dissipation
A
40g
IS
TA = 25 °C
L = 0.1 mH
Single Pulse Avalanche Energy
V
40g
TC = 25 °C
Continuous Drain Current (TJ = 150 °C)
Unit
40
TJ, Tstg
- 55 to 150
Soldering Recommendations (Peak Temperature)c, d
°C
260
THERMAL RESISTANCE RATINGS
Parameter
Maximum Junction-to-Ambienta, e
Maximum Junction-to-Case (Drain)
Symbol
Typical
Maximum
t 10 s
RthJA
26
33
Steady State
RthJC
1.9
2.4
Unit
°C/W
Notes:
a. Surface mounted on 1" x 1" FR4 board.
b. t = 10 s.
c. See solder profile (www.vishay.com/doc?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed
copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and
is not required to ensure adequate bottom side solder interconnection.
d. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
e. Maximum under steady state conditions is 81 °C/W.
f. Based on TC = 25 °C.
g. Package limited.
Document Number: 62882
S13-1670-Rev. A, 29-Jul-13
For technical questions, contact: pmostechsupport@vishay.com
www.vishay.com
1
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
SiS488DN
Vishay Siliconix
SPECIFICATIONS (TJ = 25 °C, unless otherwise noted)
Parameter
Symbol
Test Conditions
Min.
VDS
VGS = 0 V, ID = 250 µA
40
Typ.
Max.
Unit
Static
Drain-Source Breakdown Voltage
VDS/TJ
VDS Temperature Coefficient
ID = 250 µA
VGS(th) Temperature Coefficient
VGS(th)/TJ
Gate-Source Threshold Voltage
VGS(th)
VDS = VGS , ID = 250 µA
IGSS
Gate-Source Leakage
Zero Gate Voltage Drain Current
IDSS
On-State Drain Currenta
ID(on)
Drain-Source On-State Resistancea
Forward Transconductancea
RDS(on)
gfs
V
56
mV/°C
-6
2.2
V
VDS = 0 V, VGS = ± 20 V
± 100
nA
VDS = 40 V, VGS = 0 V
1
VDS = 40 V, VGS = 0 V, TJ = 55 °C
10
VDS 5 V, VGS = 10 V
1.1
20
µA
A
VGS 10 V, ID = 20 A
0.0045
0.0055
VGS 4.5 V, ID = 10 A
0.0062
0.0075
VDS = 15 V, ID = 20 A
65
S
Dynamicb
Input Capacitance
Ciss
Output Capacitance
Coss
Reverse Transfer Capacitance
Crss
Total Gate Charge
Qg
1330
VDS = 20 V, VGS = 0 V, f = 1 MHz
1200
VDS = 20 V, VGS = 10 V, ID = 10 A
21.3
32
9.8
15
66
VDS = 20 V, VGS = 4.5 V, ID = 10 A
Gate-Source Charge
Qgs
Gate-Drain Charge
Qgd
Output Charge
Qoss
VDS = 20 V, VGS = 0 V
Rg
f = 1 MHz
Gate Resistance
Turn-On Delay Time
Rise Time
tr
td(off)
Fall Time
Turn-On Delay Time
Rise Time
32
48
0.9
1.5
22
44
65
120
24
45
tf
9
18
11
22
11
22
td(off)
Fall Time
VDD = 20 V, RL = 2
ID 10 A, VGEN = 4.5 V, Rg = 1
0.2
td(on)
tr
Turn-Off Delay Time
nC
3.2
2.5
td(on)
Turn-Off Delay Time
pF
VDD = 20 V, RL = 2
ID 10 A, VGEN = 10 V, Rg = 1
tf
22
44
9
18
ns
Drain-Source Body Diode Characteristics
Continuous Source-Drain Diode Current
IS
Pulse Diode Forward Current (t = 100 µs)
ISM
Body Diode Voltage
VSD
Body Diode Reverse Recovery Time
trr
Body Diode Reverse Recovery Charge
Qrr
Reverse Recovery Fall Time
ta
Reverse Recovery Rise Time
tb
40
TC = 25 °C
100
IS = 4 A, VGS 0 V
IF = 10 A, dI/dt = 100 A/µs, TJ = 25 °C
A
0.75
1.2
V
31
60
ns
17
34
nC
13
18
ns
Notes:
a. Pulse test; pulse width 300 µs, duty cycle 2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
www.vishay.com
2
For technical questions, contact: pmostechsupport@vishay.com
Document Number: 62882
S13-1670-Rev. A, 29-Jul-13
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
SiS488DN
Vishay Siliconix
TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)
100
100
VGS = 10 V thru 4 V
80
ID - Drain Current (A)
ID - Drain Current (A)
80
60
VGS = 3 V
40
20
60
TC = 25 °C
40
20
TC = 125 °C
VGS = 2 V
0
1.0
2.0
3.0
4.0
0
5.0
0.0
1.0
2.0
3.0
4.0
5.0
VDS - Drain-to-Source Voltage (V)
VGS - Gate-to-Source Voltage (V)
Output Characteristics
Transfer Characteristics
0.0080
2500
0.0070
2000
C - Capacitance (pF)
RDS(on) - On-Resistance (Ω)
0.0
TC = - 55 °C
VGS = 4.5 V
0.0060
0.0050
VGS = 10 V
0.0040
6.0
Coss
Ciss
1500
1000
500
Crss
0
0.0030
0
20
40
60
80
0
100
8
16
32
40
VDS - Drain-to-Source Voltage (V)
ID - Drain Current (A)
On-Resistance vs. Drain Current and Gate Voltage
Capacitance
10
2.0
8
RDS(on) - On-Resistance (Normalized)
ID = 10 A
VGS - Gate-to-Source Voltage (V)
24
VDS = 10 V
6
VDS = 20 V
VDS = 30 V
4
2
VGS = 10 V
ID = 20 A
1.7
1.4
VGS = 4.5 V
1.1
0.8
0.5
0
0.0
4.4
8.8
13.2
17.6
Qg - Total Gate Charge (nC)
Gate Charge
Document Number: 62882
S13-1670-Rev. A, 29-Jul-13
22.0
- 50
- 25
0
25
50
75
100
125
150
TJ - Junction Temperature (°C)
On-Resistance vs. Junction Temperature
For technical questions, contact: pmostechsupport@vishay.com
www.vishay.com
3
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
SiS488DN
Vishay Siliconix
TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)
100
0.025
TJ = 150 °C
TJ = 25 °C
1
0.1
0.01
0.001
0.015
0.010
TJ = 125 °C
0.005
TJ = 25 °C
0.000
0.0
0.2
0.4
0.6
0.8
1.0
1.2
0
2
4
6
8
10
VSD - Source-to-Drain Voltage (V)
VGS - Gate-to-Source Voltage (V)
Source-Drain Diode Forward Voltage
On-Resistance vs. Gate-to-Source Voltage
0.5
100
0.2
80
- 0.1
Power (W)
VGS(th) - Variance (V)
ID = 20 A
0.020
RDS(on) - On-Resistance (Ω)
IS - Source Current (A)
10
ID = 5 mA
- 0.4
60
40
ID = 250 μA
- 0.7
20
- 1.0
- 50
- 25
0
25
50
75
100
125
150
0
0.001
0.01
0.1
1
10
TJ - Temperature (°C)
Time (s)
Threshold Voltage
Single Pulse Power, Junction-to-Ambient
100
IDM Limited
ID - Drain Current (A)
100 μs
10 I Limited
D
1 ms
10 ms
1
Limited by RDS(on)*
100 ms
1s
0.1
10 s
TA = 25 °C
Single Pulse
0.01
0.01
DC
BVDSS Limited
0.1
1
10
VDS - Drain-to-Source Voltage (V)
* VGS > minimum VGS at which RDS(on) is specified
100
Safe Operating Area, Junction-to-Ambient
www.vishay.com
4
For technical questions, contact: pmostechsupport@vishay.com
Document Number: 62882
S13-1670-Rev. A, 29-Jul-13
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
SiS488DN
Vishay Siliconix
TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)
80
ID - Drain Current (A)
64
48
Package Limited
32
16
0
0
25
50
75
100
125
150
TC - Case Temperature (°C)
65
2.0
52
1.6
39
1.2
Power (W)
Power (W)
Current Derating*
26
13
0.8
0.4
0
0.0
0
25
50
75
100
125
T C - Case Temperature (°C)
Power, Junction-to-Case
150
0
25
50
75
100
125
TA - Ambient Temperature (°C)
150
Power, Junction-to-Ambient
* The power dissipation PD is based on TJ(max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper
dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package
limit.
Document Number: 62882
S13-1670-Rev. A, 29-Jul-13
For technical questions, contact: pmostechsupport@vishay.com
www.vishay.com
5
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
SiS488DN
Vishay Siliconix
TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)
1
Normalized Effective Transient
Thermal Impedance
Duty Cycle = 0.5
0.2
Notes:
0.1
0.1
PDM
0.05
t1
t2
1. Duty Cycle, D =
t1
t2
2. Per Unit Base = R thJA = 81 °C/W
0.02
3. T JM - TA = PDMZthJA(t)
Single Pulse
0.01
0.0001
0.001
4. Surface Mounted
0.01
0.1
1
10
100
1000
Square Wave Pulse Duration (s)
Normalized Thermal Transient Impedance, Junction-to-Ambient
1
Normalized Effective Transient
Thermal Impedance
Duty Cycle = 0.5
0.2
0.1
0.05
0.1
0.01
0.0001
0.02
Single Pulse
0.001
0.01
0.1
1
10
Square Wave Pulse Duration (s)
Normalized Thermal Transient Impedance, Junction-to-Case
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see www.vishay.com/ppg?62882.
www.vishay.com
6
For technical questions, contact: pmostechsupport@vishay.com
Document Number: 62882
S13-1670-Rev. A, 29-Jul-13
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Package Information
www.vishay.com
Vishay Siliconix
D4
PowerPAK® 1212, (Single/Dual)
W
H
L
K
E2
E4
M
θ
e
1
Z
D5
D
D2
2
2
D1
8
1
5
4
θ
4
b
3
L1
E3
A1
Backside View of Single Pad
H
2
E1
E
Detail Z
1
D1
2
3
K1
Notes:
1. Inch will govern
2
L
K
E2
E4
D2 D3(2x) D4
c
A
H
D2
4
Dimensions exclusive of mold gate burrs
3. Dimensions exclusive of mold flash and cutting burrs
b
θ
D5
θ
E3
Backside View of Dual Pad
DIM.
MILLIMETERS
INCHES
MIN.
MAX.
MIN.
MAX.
0.044
A
0.79
1.12
0.031
A1
0
0.05
0
0.002
b
0.23
0.41
0.009
0.016
c
0.13
0.33
0.005
0.013
D
3.00
3.61
0.118
0.142
D1
2.95
3.21
0.116
0.126
D2
1.98
2.70
0.078
0.106
D4
0.31 TYP.
0.012 TYP.
E
3.00
3.61
0.118
0.142
E1
2.95
3.21
0.116
0.126
E2
1.47
2.21
0.058
0.087
E3
1.75
1.98
0.069
0.078
E4
0.535 TYP.
0.021 TYP.
e
0.65 BSC
0.026 BSC
K
0.61
0.024
K1
0.35
0.014
H
0.15
0.51
0.006
L
0.15
0.56
0.006
0.020
0.022
L1
0.051
0.204
0.002
0.008
θ
0°
12°
0°
12°
W
0.15
0.36
0.006
0.014
M
0.125 TYP.
0.005 TYP.
ECN: C15-0077-Rev. K, 26-Jan-15
DWG: 5882
Revison: 26-Jan-15
1
Document Number: 71656
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
AN822
Vishay Siliconix
PowerPAK® 1212 Mounting and Thermal Considerations
Johnson Zhao
MOSFETs for switching applications are now available
with die on resistances around 1 mΩ and with the
capability to handle 85 A. While these die capabilities
represent a major advance over what was available
just a few years ago, it is important for power MOSFET
packaging technology to keep pace. It should be obvious that degradation of a high performance die by the
package is undesirable. PowerPAK is a new package
technology that addresses these issues. The PowerPAK
1212-8 provides ultra-low thermal impedance in a
small package that is ideal for space-constrained
applications. In this application note, the PowerPAK
1212-8’s construction is described. Following this,
mounting information is presented. Finally, thermal
and electrical performance is discussed.
THE PowerPAK PACKAGE
The PowerPAK 1212-8 package (Figure 1) is a derivative of PowerPAK SO-8. It utilizes the same packaging
technology, maximizing the die area. The bottom of the
die attach pad is exposed to provide a direct, low resistance thermal path to the substrate the device is
mounted on. The PowerPAK 1212-8 thus translates
the benefits of the PowerPAK SO-8 into a smaller
package, with the same level of thermal performance.
(Please refer to application note “PowerPAK SO-8
Mounting and Thermal Considerations.”)
The PowerPAK 1212-8 has a footprint area comparable to TSOP-6. It is over 40 % smaller than standard
TSSOP-8. Its die capacity is more than twice the size
of the standard TSOP-6’s. It has thermal performance
an order of magnitude better than the SO-8, and 20
times better than TSSOP-8. Its thermal performance is
better than all current SMT packages in the market. It
will take the advantage of any PC board heat sink
capability. Bringing the junction temperature down also
increases the die efficiency by around 20 % compared
with TSSOP-8. For applications where bigger packages are typically required solely for thermal consideration, the PowerPAK 1212-8 is a good option.
Both the single and dual PowerPAK 1212-8 utilize the
same pin-outs as the single and dual PowerPAK SO-8.
The low 1.05 mm PowerPAK height profile makes both
versions an excellent choice for applications with
space constraints.
PowerPAK 1212 SINGLE MOUNTING
To take the advantage of the single PowerPAK 1212-8’s
thermal performance see Application Note 826,
Recommended Minimum Pad Patterns With Outline
Drawing Access for Vishay Siliconix MOSFETs. Click
on the PowerPAK 1212-8 single in the index of this
document.
In this figure, the drain land pattern is given to make full
contact to the drain pad on the PowerPAK package.
This land pattern can be extended to the left, right, and
top of the drawn pattern. This extension will serve to
increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the
PC board and therefore to the ambient. Note that
increasing the drain land area beyond a certain point
will yield little decrease in foot-to-board and foot-toambient thermal resistance. Under specific conditions
of board configuration, copper weight, and layer stack,
experiments have found that adding copper beyond an
area of about 0.3 to 0.5 in2 of will yield little improvement in thermal performance.
Figure 1. PowerPAK 1212 Devices
Document Number 71681
03-Mar-06
www.vishay.com
1
AN822
Vishay Siliconix
PowerPAK 1212 DUAL
To take the advantage of the dual PowerPAK 1212-8’s
thermal performance, the minimum recommended
land pattern can be found in Application Note 826,
Recommended Minimum Pad Patterns With Outline
Drawing Access for Vishay Siliconix MOSFETs. Click
on the PowerPAK 1212-8 dual in the index of this document.
The gap between the two drain pads is 10 mils. This
matches the spacing of the two drain pads on the PowerPAK 1212-8 dual package.
This land pattern can be extended to the left, right, and
top of the drawn pattern. This extension will serve to
increase the heat dissipation by decreasing the thermal resistance from the foot of the PowerPAK to the
PC board and therefore to the ambient. Note that
increasing the drain land area beyond a certain point
will yield little decrease in foot-to-board and foot-toambient thermal resistance. Under specific conditions
of board configuration, copper weight, and layer stack,
experiments have found that adding copper beyond an
area of about 0.3 to 0.5 in2 of will yield little improvement in thermal performance.
ture profile used, and the temperatures and time
duration, are shown in Figures 2 and 3. For the lead
(Pb)-free solder profile, see http://www.vishay.com/
doc?73257.
REFLOW SOLDERING
Vishay Siliconix surface-mount packages meet solder
reflow reliability requirements. Devices are subjected
to solder reflow as a preconditioning test and are then
reliability-tested using temperature cycle, bias humidity, HAST, or pressure pot. The solder reflow tempera-
Ramp-Up Rate
+ 6 °C /Second Maximum
Temperature at 155 ± 15 °C
120 Seconds Maximum
Temperature Above 180 °C
70 - 180 Seconds
Maximum Temperature
240 + 5/- 0 °C
Time at Maximum Temperature
20 - 40 Seconds
Ramp-Down Rate
+ 6 °C/Second Maximum
Figure 2. Solder Reflow Temperature Profile
10 s (max)
210 - 220 °C
3 ° C/s (max)
4 ° C/s (max)
183 °C
140 - 170 °C
50 s (max)
3° C/s (max)
60 s (min)
Pre-Heating Zone
Reflow Zone
Maximum peak temperature at 240 °C is allowed.
Figure 3. Solder Reflow Temperatures and Time Durations
www.vishay.com
2
Document Number 71681
03-Mar-06
AN822
Vishay Siliconix
TABLE 1: EQIVALENT STEADY STATE PERFORMANCE
Package
SO-8
TSSOP-8
TSOP-8
PPAK 1212
PPAK SO-8
Configuration
Single
Dual
Single
Dual
Single
Dual
Single
Dual
Single
Dual
Thermal Resiatance RthJC(C/W)
20
40
52
83
40
90
2.4
5.5
1.8
5.5
PowerPAK 1212
Standard SO-8
49.8 °C
2.4 °C/W
Standard TSSOP-8
85 °C
20 °C/W
TSOP-6
149 °C
52 °C/W
125 °C
40 °C/W
PC Board at 45 °C
Figure 4. Temperature of Devices on a PC Board
THERMAL PERFORMANCE
Introduction
Spreading Copper
A basic measure of a device’s thermal performance is
the junction-to-case thermal resistance, Rθjc, or the
junction to- foot thermal resistance, Rθjf. This parameter
is measured for the device mounted to an infinite heat
sink and is therefore a characterization of the device
only, in other words, independent of the properties of the
object to which the device is mounted. Table 1 shows a
comparison of the PowerPAK 1212-8, PowerPAK SO-8,
standard TSSOP-8 and SO-8 equivalent steady state
performance.
By minimizing the junction-to-foot thermal resistance, the
MOSFET die temperature is very close to the temperature of the PC board. Consider four devices mounted on
a PC board with a board temperature of 45 °C (Figure 4).
Suppose each device is dissipating 2 W. Using the junction-to-foot thermal resistance characteristics of the
PowerPAK 1212-8 and the other SMT packages, die
temperatures are determined to be 49.8 °C for the PowerPAK 1212-8, 85 °C for the standard SO-8, 149 °C for
standard TSSOP-8, and 125 °C for TSOP-6. This is a
4.8 °C rise above the board temperature for the PowerPAK 1212-8, and over 40 °C for other SMT packages. A
4.8 °C rise has minimal effect on rDS(ON) whereas a rise
of over 40 °C will cause an increase in rDS(ON) as high
as 20 %.
Designers add additional copper, spreading copper, to
the drain pad to aid in conducting heat from a device. It
is helpful to have some information about the thermal
performance for a given area of spreading copper.
Figure 5 and Figure 6 show the thermal resistance of a
PowerPAK 1212-8 single and dual devices mounted on
a 2-in. x 2-in., four-layer FR-4 PC boards. The two internal layers and the backside layer are solid copper. The
internal layers were chosen as solid copper to model the
large power and ground planes common in many applications. The top layer was cut back to a smaller area and
at each step junction-to-ambient thermal resistance
measurements were taken. The results indicate that an
area above 0.2 to 0.3 square inches of spreading copper
gives no additional thermal performance improvement.
A subsequent experiment was run where the copper on
the back-side was reduced, first to 50 % in stripes to
mimic circuit traces, and then totally removed. No significant effect was observed.
Document Number 71681
03-Mar-06
www.vishay.com
3
AN822
Vishay Siliconix
130
105
Spreading Copper (sq. in.)
Spreading Copper (sq. in.)
120
95
110
100
RthJ A (°C/W)
RthJA (°C/W)
85
75
65
90
80
50 %
100 %
70
100 %
55
0%
60
50 %
0%
50
45
0.00
0.25
0.50
0.75
1.00
1.25
1.50
1.75
2.00
0.00
0.25
0.50
0.75
1.00
1.25
1.50
1.75
2.00
Figure 5. Spreading Copper - Si7401DN
Figure 6. Spreading Copper - Junction-to-Ambient Performance
CONCLUSIONS
As a derivative of the PowerPAK SO-8, the PowerPAK
1212-8 uses the same packaging technology and has
been shown to have the same level of thermal performance while having a footprint that is more than 40 %
smaller than the standard TSSOP-8.
Recommended PowerPAK 1212-8 land patterns are
provided to aid in PC board layout for designs using this
new package.
The PowerPAK 1212-8 combines small size with attractive thermal characteristics. By minimizing the thermal
rise above the board temperature, PowerPAK simplifies
thermal design considerations, allows the device to run
cooler, keeps rDS(ON) low, and permits the device to
handle more current than a same- or larger-size MOSFET die in the standard TSSOP-8 or SO-8 packages.
www.vishay.com
4
Document Number 71681
03-Mar-06
Application Note 826
Vishay Siliconix
RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Single
0.152
(3.860)
0.039
0.068
(0.990)
(1.725)
0.010
(0.255)
(2.390)
0.094
0.088
(2.235)
0.016
(0.405)
0.026
(0.660)
0.025
0.030
(0.635)
(0.760)
Recommended Minimum Pads
Dimensions in Inches/(mm)
Return to Index
Return to Index
APPLICATION NOTE
Document Number: 72597
Revision: 21-Jan-08
www.vishay.com
7
Legal Disclaimer Notice
www.vishay.com
Vishay
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE
RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,
“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other
disclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or
the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all
liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,
consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular
purpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical
requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements
about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular
product with the properties described in the product specification is suitable for use in a particular application. Parameters
provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All
operating parameters, including typical parameters, must be validated for each customer application by the customer’s
technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,
including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining
applications or for any other application in which the failure of the Vishay product could result in personal injury or death.
Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please
contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by
any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.
Material Category Policy
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the
definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council
of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment
(EEE) - recast, unless otherwise specified as non-compliant.
Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that
all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free
requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference
to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21
conform to JEDEC JS709A standards.
Revision: 02-Oct-12
1
Document Number: 91000
工商网监
湘ICP备2023018690号
