0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
TB62779FNG,EL

TB62779FNG,EL

  • 厂商:

    TOSHIBA(东芝)

  • 封装:

    LSSOP20

  • 描述:

    IC LED DRVR LIN DIM 40MA 20SSOP

  • 数据手册
  • 价格&库存
TB62779FNG,EL 数据手册
TB62779FNG TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic TB62779FNG 9-Channel Constant-Current LED Driver of the 3.3-V and 5-V Power Supply Voltage Operation The TB62779FNG is a constant-current driver designed for LED and LED display lighting. The TB62779FNG incorporates nine channels of seven-bit PWM dimming controllers and constant-current drivers. Nine constant-current drivers are divided into three blocks, each consisting of three drivers, and the output current of each can be independently adjusted by the relevant external resistor. The TB62779FNG is controlled using the DATA and CLK input signals. Up to 64 slave IDs (slave addresses) can be independently assigned to the TB62779FNG. Fabricated using the Bi-CMOS process, the TB62779FNG is capable of high-speed data transfers. The TB62779FNG operates with a supply voltage of 3.3 V or 5 V. The TB62779FNG is RoHS (2002/95/EL) compliant. Weight: 0.10 g (typ.) 1. Features • Power supply voltages: VCC = 3.3 V/5 V • Output drive capability and output count: 80 mA (max)× 9 channels • Constant-current output range: 5 to 40 mA • Voltage applied to constant-current output terminals: 0.4 V(min) (IOUT = 5 to 40 mA) • Designed for common-anode LEDs • The input interface is controlled by the DATA and CLK signal lines. • Thermal shutdown (TSD) (min: 150°C) • Logical Input signal voltage level: 3.3-V and 5-V CMOS interfaces (Schmitt trigger input) • Maximum output voltage: 28 V • Incorporates PWM control circuitry: Provides seven-bit PWM control. • Driver identification: Up to 64 drivers can be controlled individually. • Operating temperature range: Topr = −40 to 85°C • Package: SSOP20-P-225-0.65A • Constant-current accuracy Output Voltage Current accuracy Between Channels Current Accuracy Between ICs Output Current 0.4 V to 4 V ±3% ±6% 15 mA © 2014 TOSHIBA Corporation 1 2014-10-01 TB62779FNG 2. Pin Assignment (top view) 1 20 Vcc SDA 2 19 /OUTB2 SCLK 3 18 /OUTG2 ID0 4 17 /OUTR2 ID1 5 16 /OUTB1 ID2 6 15 /OUTG1 Rext-R 7 14 /OUTR1 Rext-G 8 13 /OUTB0 Rext-B 9 12 /OUTG0 GND 10 11 /OUTR0 62779G RESET 3. Block Diagram Vcc ID0 ID1 Rext-R ID2 Address Configuration PWM (7 bits) ConstantCurrent Driver PWM (7 bits) ConstantCurrent Driver PWM (7 bits) ConstantCurrent Driver PWM (7 bits) ConstantCurrent Driver RESET SDA SCLK Logic Processing Data Buffer PWM (7 bits) ConstantCurrent Driver ConstantCurrent Driver PWM (7 bits) ConstantCurrent Driver PWM (7 bits) ConstantCurrent Driver PWM (7 bits) ConstantCurrent Driver PWM (7 bits) CLK Generation TSD POR Rext-G Rext-B Note: The values of external resistors that are used for adjusting the output current (Rext-R, Rext-G and Rext-B) should be independently specified. Three resistors must not be collectively connected to a single pin. 2 2014-10-01 TB62779FNG 4. Terminal Description Pin No, Symbol Function 1 RESET 2 SDA Serial data input terminal 3 SCLK Serial clock input terminal 4 ID0 ID configuration pin (Note 1) 5 ID1 ID configuration pin (Note 1) 6 ID2 ID configuration pin (Note 1) 7 Rext-R External resistor pin for output current configuration (/OUTR0, /OUTR1, /OUTR2) 8 Rext-G External resistor pin for output current configuration (/OUTG0, /OUTG1, /OUTG2) 9 Rext-B External resistor pin for output current configuration (/OUTB0, /OUTB1, /OUTB2) 10 GND 11 /OUTR0 Constant-current output terminal (Open-collector type) 12 /OUTG0 Constant-current output terminal (Open-collector type) 13 /OUTB0 Constant-current output terminal (Open-collector type) 14 /OUTR1 Constant-current output terminal (Open-collector type) 15 /OUTG1 Constant-current output terminal (Open-collector type) 16 /OUTB1 Constant-current output terminal (Open-collector type) 17 /OUTR2 Constant-current output terminal (Open-collector type). 18 /OUTG2 Constant-current output terminal (Open-collector type) 19 /OUTB2 Constant-current output terminal (Open-collector type) 20 Vcc Reset signal input. (Setting this pin High resets internal data.) (Note 1) Ground pin Power supply terminal Note 1: After the reset is released, it should be ensured that IDs (slave addresses) are properly configured. 5. Equivalent Circuits for Inputs and Outputs RESET Terminals SDA, SCLK Terminals Vcc Vcc RESET 100 kΩ GND GND /OUTR0 to /OUTB2 Constant-Current Output Terminals /OUTR0 - /OUTB2 ID0, ID1, ID2 Terminals Vcc ID0 ID1 ID2 GND Comparison ↓ GND 3 2014-10-01 TB62779FNG 6. Programming the TB62779FNG The TB62779FNG can be programmed by the DATA signal on the SDA pin (pin 2) and CLK signal on the SCK pin (pin 3). Though the specification of these signal lines is similar to that of the I2C bus, these lines are only used to program data to the TB62779FNG and bi-directional data transfers are not performed. The TB62779FNG should basically be programmed using one of the following formats: (1) Serial Packet Format in Normal Programming Mode or (2) Serial Packet Format in Special Mode 1. 1) Serial Packet Format in Normal Programming Mode 【Typical】 S Slave address 8 bits Sub-address (Channel select) 8 bits A Data byte (PWM configuration) 8 bits A A P S: Start command; A: Acknowledge command; P: Period command a) Data Programming Timing 1 S Slave 1 A Sub-address 1 A Data 1 A Sub-address 2 A Data 2 A P S Slave 2 A Sub-address 1 A A P Terminal Count of the PWM Counter IC2 Configuration Period IC1 Configuration Period Slave 1(IC1) Data 1 Sub-address 1 121 122 123 124 125 126 127 0 1 2 3 124 125 126 127 Previous data PWM P (Period) Output data changes to 1 when a logical AND of the terminal count of the PWM counter(127) and the Period(P) condition signal becomes 1. IOUT(Data1) Slave 1(IC1) Sub-address 2 121 122 No Yes 123 124 125 126 127 0 1 2 3 124 125 126 Output Data changes to 1. 127 PWM Output data changes to 1 when a logical AND of the terminal count of the PWM counter(127) and the Period(P) condition signal becomes 1. IOUT(Data2) Slave 2(IC2) Sub-address 1 121 122 123 124 125 126 127 0 1 2 3 124 125 126 127 PWM Output data changes to 1 when a logical AND of the terminal count of the PWM counter(127) and the Period(P) condition signal becomes 1. IOUT(Data1) Note: As shown in the above timing diagram, output data changes to 1 when the PWM counter reaches its terminal count after the Period condition is shifted in. Therefore, even after the P condition, the next packet should not be shifted in before the PWM counter reaches its terminal count. Otherwise, the data programmed before the P condition is overwritten with the next data. After the P condition, an interval of about 3.0 ms (128 PWM cycles) is required before shifting in the next packet. 2) Serial Packet Format in Special Mode 1 When the sub-address is specified to 1000XXXX, all the channels are selected in order. Make sure that data for all nine channels are provided. (If data for more than nine channels are provided, the 10th and subsequent data are treated as invalid. If data for less than nine channels are provided, those data are written to the channels in order and the remaining channels retain the previous data.) To put the TB62779FNG back into Normal mode, a Start condition should be transmitted first. In Special Mode 1, the sub address is set with a value of 8 x slave instruction/IC. S Slave Address A Sub-Address(channel select) Data Data Data Data Data Data Data Data Data A A A A A A A A A A P 8bits(1000XXXX) /OUTR0 /OUTG0 /OUTB0 /OUTR1 /OUTG1 /OUTB1 /OUTR2 /OUTG2 /OUTB2 4 2014-10-01 TB62779FNG 3) Data Write Start Condition (S) and Period Condition (P) Start condition: A High to Low transition on the SDA line while SCLK is High. Period condition: A Low to High transition on the SDA line while SCLK is High. SDA SCLK P S Period condition Start condition 4) Setup and Hold Conditions The SDA signal must be changed when SCLK is Low. SDA SCLK DATA must not be changed. DATA can be changed. 5) Acknowledge CLK signals for acknowledgement must be generated after every byte received. (Though the TB62779FNG is not designed to perform bi-directional data transfers, it must generate this acknowledgement clock signal.) SDA Invalid SCL S 1 8 9 Clock pulse for acknowledgement 5 2014-10-01 TB62779FNG 6) Data Settings a) Slave Addresses Input voltages and logic states of the ID0, ID1 and ID2 pins are determined as follows (where the LSB = 0): Vcc = ”11”, 2/3Vcc = ”10”, 1/3Vcc = "01”, GND = ”00” Select Address 00000000 00000010 00000100 … ID2 GND GND GND … 01111100 01111110 1XXXXX0 Vcc Vcc ID1 GND GND GND … ID0 GND 1/3Vcc 2/3Vcc … Vcc Vcc All Select 2/3Vcc Vcc b) Sub-Addresses Output channel select / All channel select / Special mode select 7bit 0 0 0 0 0 0 0 0 0 1 6bit 0 0 0 0 0 0 0 0 0 1 5bit 0 0 0 0 0 0 0 0 0 1 4bit 0 0 0 0 0 0 0 0 0 1 3bit 0 0 0 0 0 0 0 1 1 × 2bit 0 0 0 1 1 1 1 0 0 × 1bit 0 1 1 0 0 1 1 0 0 × 0bit 1 0 1 0 1 0 1 0 1 × channel select /OUTR0 /OUTG0 /OUTB0 /OUTR1 /OUTG1 /OUTB1 /OUTR2 /OUTG2 /OUTB2 All channel select 1 0 0 0 × × × × Special mode1 ×: Don’t care c) Data Bytes (PWM configuration) 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0bit 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 0 1 PWM Dimming (for reference only) 0/127(Default) 1/127 2/127 to 126/127 127/127 Note: Any data other than those specified above must not be programmed. 6 2014-10-01 TB62779FNG 7. Power-ON Reset (POR) The POR circuitry resets all the internal data to the default values upon powering up the TB62779FNG in order to ensure proper device operation. The POR circuitry is only activated when Vcc rises from 0 V. To reactivate POR, Vcc must be powered down to 0 V. The internal data hold voltage is guaranteed after Vcc has once reached or exceeded 3.0 V. Initial Clear Vcc Waveform Reset Completion Voltage 2.0 V Minimum Data Hold Voltage 1.8 V POR Completed 0V POR Active POR Active POR Not Active 8. Thermal Shutdown (TSD) When the die temperature reaches 150°C, the thermal shutdown circuit is tripped, switching the constant-current outputs to off. The constant-current outputs are automatically turned on when the temperature cools past the shutdown threshold. TSD trip temperature: 150°C to 170°C TSD recovery temperature: 30°C below the TSD trip temperature 7 2014-10-01 TB62779FNG 9. Points to Note when Setting Up the TB62779FNG 1. External resistors for specifying the LED driving current (Rext-R, Rext-G, Rext-B) External resistors should be separately connected to the Rext-R, Rext-G and Rext-B pins. Three resistors must not be collectively connected to a single pin. 2. External resistors for ID configuration The total resistance value of three external resistors used for specifying a device ID (which are connected between Vcc and GND) should be about 30 kΩ or lower. (A recommended value will be clearly defined after the TB62779FNG is completed.) 3. ID configuration sequence ID configuration can be performed after POR is released upon powering on. However, to avoid false operation of the ID configuration, transient input signals of less than two clock cycles of the reference clock for the internal oscillator are not accepted. Vcc 2V ID Configuration Not Allowed 1.8 V ID Configuration Allowed ID Configuration Not Allowed Care should be taken during the period between the POR released timing and the timing when power supply has reached the rated Vcc voltage. 4. ID configuration Make sure to set IDs after releasing reset condition. 8 2014-10-01 TB62779FNG 10. State Transition Diagram Power-ON ↓ Vcc reaches the POR release threshold voltage. ↓ ID specified by the master matches that of the TB62779FNG RESET = High RESET = Low After the TB62779FNG is powered on, data can be programmed only after 15 ms has elapsed. Normal Mode Output data is programmed for each ID device using the DATA and CLK signals for providing dimming control. Exceeds the TSD trip threshold temperature /RESET = High /RESET = Low Compares IDs again Reset Mode Internal data are reset. In any condition, setting /RESET to High forces data to be reset and enters low-power consumption mode. Cools past the TSD release threshold temperature TSD Mode (Thermal Shutdown) When the die temperature exceeds the TSD trip threshold temperature, all the outputs are disabled, while internal data is retained. 9 2014-10-01 TB62779FNG 11. Absolute Maximum Ratings (Ta = 25°C) Characteristics Symbol Rating Unit Supply voltage VCC 6.0 V Input voltage VIN Output current IOUT Output voltage VOUT Power dissipation −0.3 to VCC + 0.3 (Note 1) Pd Thermal resistance Rth (j-a) 85 V mA/ch −0.3 to 29 V 1.02 (Notes 2 and 3) 122 (Note 2) W °C/W Operating temperature range Topr −40 to 85 °C Storage temperature range Tstg −55 to 150 °C Tj 150 °C Maximum junction temperature Note 1: However, do not exceed 6.0 V. Note 2: When mounted on a PCB (76.2 × 114.3 × 1.6 mm; Cu = 30%; 35-μm-thick; SEMI-compliant) Note 3: Power dissipation is reduced by 1/Rth (j-a) for each °C above 25°C ambient. 12. Operating Ranges (Ta = −40°C to 85°C, unless otherwise specified) Characteristics Symbol Test Condition Min Typ. Max Unit Supply voltage VCC ― 3 ― 5.5 V Output voltage VOUT (ON) All Output 0.4 ― 4 V Output current IOUT All Output 5 ― 40 mA/ch 10 2014-10-01 TB62779FNG 13. Electrical Characteristics (Ta = 25°C, VCC = 4.5 to 5.5 V, unless otherwise specified) Symbol Test Circui t Output current IOUT1 4 Output current error between channels ∆IOUT2 Characteristics Output leakage current Test Condition Min Typ. Max Unit VOUT = 0.4 V, R-EXT = 1.2 kΩ Vcc = 5 V 12.69 13.5 14.31 mA 4 VOUT = 0.4 V, R-EXT =1.2 kΩ All ch ON Vcc = 5 V ― ― ±3.0 % IOZ 4 VOUT = 28 V ― ― 1 μA VIH - 0.7 × Vcc ― Vcc SDA, SCLK, RESET VIL - GND ― 0.3 × Vcc VID0 - 0 ― 0.3 VID1 - 1/3 Vcc -0.3 1/3 Vcc 1/3 Vcc +0.3 VID2 - 2/3 Vcc -0.3 2/3 Vcc 2/3 Vcc +0.3 VID3 - Vcc - 0.3 ― Vcc SDA, SCLK、 1 ― ― 1 IIH RESET(Vcc = 5 V) 25 50 75 IIL 2 SDA, SCLK, RESET ― ― -1 IID 1,2 ID0, ID1, ID2 ― ― ±0.1 %/Vcc 4 Vcc = 4.5 V to 5.5 V ― 1 2 % Icc 1 3 R-EXT = 1.2 kΩ, VOUT = 0.4 V, RESET = L ― 8 12 mA Icc (RS) 3 R-EXT = 1.2 kΩ, VOUT = 0.4 V, RESET = H (The input current of the RESET pin is excluded.) ― ― 1 μA tON2 - Time between a High to Low transition on RESET and the timing when an output current is generated after input data is applied. ― ― 3 ms Output rise time Tor 5 10% to 90% points of /OUTR0 to /OUTB2 voltage waveforms ― 20 150 ns Output fall time Tof 5 90% to 10% points of /OUTR0 to /OUTB2 voltage waveforms ― 125 300 ns Input voltage ID0, ID1, ID2 Input current Changes in constant output current dependent on VCC Supply current Current consumption in Reset mode Time required for a mode transition from Reset mode to Normal mode 11 V μA 2014-10-01 TB62779FNG 14. Input Signal Characteristics (Ta = 25°C, Vcc = 4.5 to 5.5 V, unless otherwise specified) Symbol Test Circuit Min Max Unit fCLK 5 - 1.7 MHz (Repeated) Start condition setup time tSU;STA 5 320 - ns (Repeated) Start condition hold time tHD;STA 5 320 - ns Period condition setup time tSU;STO 5 320 - ns Data setup time tSU;DAT 5 10 - ns Data hold time tHD;DAT 5 0 - ns SCLK pulse width Low tLOW 5 90 - ns SCLK pulse width High tHIGH 5 45 - ns Characteristics SCLK frequency SDA tLOW tHIGH tSU;DAT tHD;STA SCLK tHD;STA tHD;DAT tSU;STA 12 tSU;STO 2014-10-01 TB62779FNG 15. Test Circuits Test Circuit 1: High-Level Input Current (IIH) VIN = VDD A Vcc RESET SDA SCLK A A /OUTR0 /OUTB2 GND REXT REXT REXT Rext-R Rext-G Rext-B Vcc = 4.5 to 5.5 V ID0,1,2 A Test Circuit 2: Low-Level Input Current (IIL) Vcc RESET SDA SCLK A A /OUTB2 ID0,1,2 A GND REXT REXT Rext-R Rext-G Rext-B REXT /OUTR0 Vcc = 4.5 to 5.5 V A Test Circuit 3: Supply Current RESET F.G VIH = Vcc VIL = 0 V Vcc SDA SCLK /OUTR0 /OUTB2 VID0 = 0.3 V VID1 = 1/3Vcc ± 0.3 V VID2 = 2/3Vcc ± 0.3 V VID3 = Vcc-0.3 V ID1 ID2 Rext-R Rext-G Rext-B 13 GND Vcc = 4.5 to 5.5 V ID0 ID Set A 2014-10-01 TB62779FNG Test Circuit 4: Output Current (IOUT1), Output Leakage Current (IOZ) Output Current Variations (∆IOUT1/∆IOUT2), Current Variation with VCC Vcc RESET F.G VIH = Vcc VIL = 0 V /OUTR0 A /OUTG1 A /OUTB2 A SDA SCLK ID0 REXT = 1.2 kΩ Vcc = 4.5 to 5.5 V GND VOUT = 0.4 V, 28 V Rext-R Rext-G Rext-B REXT = 1.2 kΩ VID0 = 0.3 V VID1 = 1/3Vcc ± 0.3 V VID2 = 2/3Vcc ± 0.3 V VID3 = Vcc-0.3 V ID1 ID2 REXT = 1.2 kΩ ID Set Theoretical output current = 1.12 V / REXT × 14.5 Test Circuit 5: Switching Characteristics Vcc RESET F.G VIH = Vcc VIL = 0 V /OUTR0 RL=300 Ω CL SDA SCLK IOUT /OUTB2 REXT = 1.2 kΩ REXT = 1.2 kΩ 14 GND Vcc = 4.5 to 5.5 V CL = 10.5 pF Rext-R Rext-G Rext-B REXT = 1.2 kΩ VID0 = 0.3 V VID1 = 1/3Vcc ± 0.3 V VID2 = 2/3Vcc ± 0.3 V VID3 = Vcc-0.3 V ID1 ID2 VL = 5 V ID0 ID Set 2014-10-01 TB62779FNG 16. Output Current vs. Derating (lighting rate) Graph PCB Conditions: 76.2 × 114.3 × 1.6 mm, Cu = 30%, 35-μm Thick, SEMI-Compliant A pulse width of 25 ms or more is considered to be a DC current. 90 80 80 70 70 60 60 50 50 IO (mA) IO (mA) IO - Duty 90 40 30 IO - Duty 40 30 20 20 Ta=25℃ VO=1.0V ON PCB 10 Ta=55℃ VO=1.0V ON PCB 10 0 0 0 20 40 60 Duty - Turn on rate (%) 80 0 100 20 40 60 80 100 Duty - Turn on rate (%) IO - Duty PD - Ta 90 1.2 80 1.0 70 0.8 PD (W) 50 40 30 0.6 0.4 20 Ta=85℃ VO=1.0V ON PCB 10 0.2 0 0.0 0 20 40 60 Duty - Turn on rate (%) 80 100 0 10 20 30 40 50 Ta (℃) 60 70 80 90 Output Current vs. External Resistor Value TB62779FNG Output Current vs Resistor Value (Vcc = 5 V, Ta = 25°C) 120 100 Output Current [mA] IO (mA) 60 80 Output current: 1.12 (V)/REXT(Ω)*14.5 60 40 20 0 100 1K 10 K Resistor Value [Ω] 15 2014-10-01 TB62779FNG 17. Application Circuit Example 1 Vcc 00 01 10 11 VLED ID = “000000” ID0 ID1 ID2 ID = “000001” /OUTR0 ID0 /OUTB2 TB62779FNG ID1 ID2 /OUTR0 /OUTB2 TB62779FNG Vcc Vcc SDA SCLK SDA Rext-R CPU Rext-G Rext-B GND SCLK Rext-R Rext-G Rext-B GND SDA SCLK 16 2014-10-01 TB62779FNG Package Dimensions SSOP20-P-225-0.65A Unit: mm Weight: 0.10 g (typ.) 17 2014-10-01 TB62779FNG Notes on Contents 1. Block Diagrams Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes. 2. Equivalent Circuits The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes. 3. Timing Charts Timing charts may be simplified for explanatory purposes. 4. Application Examples The application examples provided in this data sheet are provided for reference only. Thorough evaluation and testing should be implemented when designing your application’s mass production design. In providing these application examples, Toshiba does not grant the use of any industrial property rights. 5. Test Circuits Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment. 18 2014-10-01 TB62779FNG IC Usage Considerations Notes on handling of ICs (1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating(s) may cause breakdown, damage or deterioration of the device, and may result in injury by explosion or combustion. (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in the event of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly, or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow. Such a breakdown can lead to smoke or ignition. To minimize effects of a large current flow in the event of breakdown, fuse capacity, fusing time, insertion circuit location, and other such suitable settings are required. (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current caused by inrush current at power ON or the negative current caused by the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition. For ICs with built-in protection functions, use a stable power supply. An unstable power supply may cause the protection function to not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition. (4) Do not insert devices incorrectly or in the wrong orientation. Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause breakdown, damage or deterioration of the device, which may result in injury by explosion or combustion. In addition, do not use any device that has had current applied to it while inserted incorrectly or in the wrong orientation even once. (5) Carefully select power amp, regulator, or other external components (such as inputs and negative feedback capacitors) and load components (such as speakers),. If there is a large amount of leakage current such as input or negative feedback capacitors, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly. Points to remember on handling of ICs (1) Heat Dissipation Design In using an IC with large current flow such as a power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (Tj) at any time or under any condition. These ICs generate heat even during normal use. An inadequate IC heat dissipation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into consideration the effect of IC heat dissipation on peripheral components. (2) Back-EMF When a motor rotates in the reverse direction, stops, or slows down abruptly, a current flows back to the motor’s power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device’s motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in your system design. 19 2014-10-01 TB62779FNG RESTRICTIONS ON PRODUCT USE • Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. • This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission. • Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS. • PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative. • Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part. • Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations. • The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. • ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT. • Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations. • Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS. 20 2014-10-01
TB62779FNG,EL 价格&库存

很抱歉,暂时无法提供与“TB62779FNG,EL”相匹配的价格&库存,您可以联系我们找货

免费人工找货