0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
VT73127

VT73127

  • 厂商:

    VAISH

  • 封装:

  • 描述:

    VT73127 - 27 MHz 3.3V VCXO with Output Enable - Vaishali Semiconductor

  • 数据手册
  • 价格&库存
VT73127 数据手册
Preliminary VT73127 27 MHz 3.3V VCXO with Output Enable Applications •= Crystal-driven clock source General Description The Vaishali VT73127 is a single-chip, low-jitter Voltage-Controlled-Crystal-Oscillator. The device accepts a 27 MHz, 20 pF crystal input, and produces a low jitter output at the same frequency. The output is enabled when OE is logic HIGH and goes into high impedance state when OE is logic LOW. A 0 to 3.0V control signal is used to fine tune the output clock frequency in the ±100ppm range. Features •= •= •= 3.3V operating voltage Uses inexpensive pullable crystals 12mA drive capability at TTL levels •= •= •= On-chip oscillator with 200 ppm pull range (±100 ppm) Active High output enable Die only Figure 1. Functional Block Diagram VDD1 VDD2 VIN X2 27 MHz Pullable Crystal Load Cap Control Output Buffer Load Caps Oscillator CLK OE X1 GND GND 2001-08-06 Vaishali Semiconductor Page 1 www.vaishali.com 747 Camden Avenue, Suite C Campbell MDST-0012-02 CA 95008 Ph. 408.377.6060 Fax 408.377.6063 VT73127 Figure 2. Pad Configuration VT73127/D X1 1 9 8 7 5 6 Preliminary X2 GND VDD2 OE VDD1 VIN GND 2 3 4 CLK Table 1. Pad Description Name X1 VDD1 VIN GND CLK OE VDD2 GND X2 Pad 1 2 3 4 5 6 7 8 9 Type Xi P I P O I P P Xi Core VDD. Connect to 3.3V Description Crystal connection. Connect to a 27 MHz pullable crystal Tuning control input. Zero to 3.3V signal controls the frequency of the VCXO. Connect to ground. Clock output Active HIGH output enable. When LOW, the output is held in a tri-state condition Output buffer VDD . Connect to 3.3V Connect to ground. Crystal connection. Connect to a 27 MHz pullable crystal. Legend: I = Input O = Output P = Power supply connection Xi = Crystal connections. Table 2. Absolute Maximum Ratings Parameter Supply voltage, VDD Inputs and Clock Outputs Soldering Temperature Storage temperature Conditions Referenced to GND Referenced to GND Max of 10 seconds Min -0.5 Typ 7 Max VDD+0.5 260 Units V V °C °C -65 150 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Table 3. Operating Conditions Parameter Operating Voltage, VDD Input High Voltage, VIH, X1 pin only Input Low Voltage, VIL, X1 pin only Operating Temperature Input crystal accuracy 2001-08-06 Vaishali Semiconductor Page 2 www.vaishali.com 747 Camden Avenue, Suite C Campbell Conditions Min 3.0 2.5 Typ 3.3 Max 3.6 Units V V 0.4 0 70 ±30 V °C ppm MDST-0012-02 CA 95008 Ph. 408.377.6060 Fax 408.377.6063 VT73127 VCXO control voltage, VIN 0 3.3 V Preliminary 2001-08-06 Vaishali Semiconductor Page 3 www.vaishali.com 747 Camden Avenue, Suite C Campbell MDST-0012-02 CA 95008 Ph. 408.377.6060 Fax 408.377.6063 VT73127 Table 4. DC Electrical Characteristics TA = 0°C to +70°C, VDD = 3.0 V to 3.6 V Preliminary Parameter Output High Voltage, VOH Output Low Voltage, VOL Operating Supply Current, IDD Short Circuit Current Input Capacitance Note: 1. Typical values are at VDD = 3.3V and 25°C Condition IOH=-12mA IOL=12mA No Load Each output Min 2.4 Typ (1) Max 0.4 Units V V mA mA pF 25 ±85 7 Table 5. AC Electrical Characteristics TA = 0°C to +70°C, VDD = 3.0 V to 3.6 V Symbol fosc tr tf tPZL tPZH tPLZ tPHZ tod tjit (pk – pk) Parameter Input Crystal Frequency Output Clock Rise Time Output Clock Fall Time Output Enable Time (OE to CLK) Output Disable Time (OE to CLK) Output Clock Duty Cycle Maximum Absolute Jitter (Peak to Peak) Output pullability Condition 0.8 to 2.0V 2.0 to 0.8V Min Typ 27 Max 1.5 1.5 6.5 Units MHz ns ns ns 6.5 ns At VDD/2 40 60 150 % ps 0V ≤VIN ≤ 3.3V ±100 ppm Note: 1. Typical values are at VDD = 3.3V and 25°C Table 6 Pullable Crystal Specifications Parameter Correlation (Load) Capacitance Capacitance Ratio ESR Initial Accuracy Temperature and Aging Stability Symbol CL CO/C1 20pF Value 240 max 50 Ω max ±30ppm ±50ppm Ordering Information VT73127 Part Number VT73127/D VT73127/DW 2001-08-06 Vaishali Semiconductor Marking Shipping/Packaging Dice in waffle-pack Dice in wafer form No. of Pads Package Temperature o o 0 C to +70 C o o 0 C to +70 C MDST-0012-02 Page 4 www.vaishali.com 747 Camden Avenue, Suite C Campbell CA 95008 Ph. 408.377.6060 Fax 408.377.6063
VT73127 价格&库存

很抱歉,暂时无法提供与“VT73127”相匹配的价格&库存,您可以联系我们找货

免费人工找货