0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
VL-FS-MGLS12864TZ-04

VL-FS-MGLS12864TZ-04

  • 厂商:

    VARITRONIX

  • 封装:

  • 描述:

    VL-FS-MGLS12864TZ-04 - SPECIFICATION OF LCD MODULE TYPE - Varitronix international limited

  • 数据手册
  • 价格&库存
VL-FS-MGLS12864TZ-04 数据手册
VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 2 OF 10 DOCUMENT REVISION HISTORY 1: DATE DESCRIPTION CHANGED DOCUMENT BY REVISION FROM TO HELEN HE A 2003.09.15 First Release. (Based on Test Specification: VL-TS-MGLS12864TZ-XX, REV. C, 2003.08.20) CHECKED BY HE ZUO BING VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 3 OF 10 CONTENTS Page No. 1. 2. 3. 4. 4.1 4.2 5. 5.1 5.2 5.3 GENERAL DESCRIPTION MECHANICAL SPECIFICATIONS INTERFACE SIGNALS ABSOLUTE MAXIMUM RATINGS ELECTRICAL MAXIMUM RATINGS (Ta=25°C) ENVIRONMENTAL CONDITION ELECTRICAL SPECIFICATIONS TYPICAL ELECTRICAL CHARACTERISTICS TIMING SPECIFICATIONS TIMING DIAGRAM OF VDD AGAINST V0 4 4 6 7 7 7 8 8 9 10 VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 4 OF 10 VARITRONIX LIMITED Specification of LCD Module Type Model No.: MGLS12864TZ-04 1. General Description • • • • • • • • • 2. 128 x 64 dot matrix FSTN Positive Black & White LCD graphic module. Back Polarizer: 3M TDF. Driving scheme: 1/64 duty, 1/9.3 bias. Viewing direction: 6 O’clock. ‘TOSHIBA’ T6963C-0101 (Flat pack) or equivalent LCD controller. ‘DRAGON DRIVER’ SA3086 (Die form) LCD Segment/Common Drivers or equivalent. 8K bytes display SRAM. Flat cable. No backlight. Mechanical Specifications The mechanical detail is shown in Fig. 1 and summarized in Table 1 below. Table 1 Parameter Outline dimensions Viewing area Active area Display format Dot size Dot spacing Dot pitch Weight Specifications 78.0(W) x 70.0(H) x 10.5 MAX. (D)(Excluded Cable) 78.0(W) x 70.0(H) x 47.50 (D)(Included Cable) 62.0(W) x 44.0(H) 56.27(W) x 38.35(H) 128(Horizontal) x 64(Vertical) 0.39(W) x 0.55(H) 0.05(W) x 0.05(H) 0.44(W) x 0.60(H) TBD Unit mm mm mm dots mm mm mm grams VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 5 OF 10 Figure 1: Module Specification VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 6 OF 10 3. Interface signals Table 2 Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 Symbol FG VSS VDD V0 /WR /RD /CE C/D /RST DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 FS Description Frame ground (see note 1). Ground (0V). Power supply for logic (+5V). Power supply for LCD drive. Data write. Write data to controller T6963C when “L”. Data read. Read data from controller T6963C when “L”. Chip enable for T6963C. /CE must be “Low” when CPU communicates with T6963C. /WR = “Low” …..C/D=”High”: Command Write C/D=”Low”: Data Write. /RD = “Low” ….. C/D=”High”: Status Read C/D=”Low”: Data Read. “High”: Normal (T6963C has internal pull-up resistor). “Low”: Initialize T6963C. Text and graphic have addresses and text and graphic area settings are retained. Data input/output (LSB). Data input/output. Data input/output. Data input/output. Data input/output. Data input/output. Data input/output. Data input/output (MSB). Font select. “H” for 6 x 8 font & “L” for 8 x 8 font Anode of LED backlight Cathode of LED backlight 19 20 Note 1: LED+ LED- This pin is electrically connected to the metal bezel (frame). User can choose to connect this pin to VSS or leave it open. VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 7 OF 10 4. 4.1 Absolute Maximum Ratings Electrical Maximum Ratings (Ta = 25 ºC) Table 3 Parameter Symbol Min. Max. Unit Supply voltage (Logic) VDD - VSS -0.3 +7.0 V Supply voltage (LCD drive) VLCD=VDD – V0 0 +30.0 V Input voltage Vin -0.3 VDD +3.0 V Note: The modules may be destroyed if they are used beyond the absolute maximum ratings. All voltage values are referenced to VSS = 0V. 4.2 Environmental Condition Table 4 Storage Operating Temperature Temperature (Tstg) (Topr) Min. Max. Min. Max. 0°C +50°C -10°C +60°C 95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C Frequency: 10 ∼ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction. Pulse duration: 11 ms 2 Peak acceleration: 981 m/s = 100g Number of shocks: 3 shocks in 3 mutually perpendicular axes. Item Ambient Temperature Humidity Vibration (IEC 68-2-6) cells must be mounted on a suitable connector Shock (IEC 68-2-27) Half-sine pulse shape Remark Dry no condensation 3 directions 3 directions VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 8 OF 10 5. 5.1 Electrical Specifications Typical Electrical Characteristics At Ta = 25 °C, VDD = 5V±5%,VSS = 0V. Table 5 Parameter Supply voltage (Logic) Supply voltage (LCD) Input signal voltage Supply current (Logic & LCD) Supply Current (LCD) Symbol VDD-VSS VLCD =VDD-V0 VIN IDD Conditions VDD = 5V, Note (1) “H” level “L” level Character mode, VDD = 5V. Note (1) Checker board mode, VDD = 5V. Note (1) Character mode, Note (1) Checker board mode, Note (1) Min. 4.75 9.5 VDD-2.2 0 Typ. 5.0 10.0 6.0 6.1 2.0 2.0 Max. 5.25 10.5 VDD 0.8 9.0 9.2 3.0 3.0 Unit V V V V mA mA mA mA I0 Note (1): There is tolerance in optimum LCD driving voltage during production and it will be within the specified range. VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 9 OF 10 5.2 Timing Specifications At Ta = 0°C To +50°C, VDD = 5V±5%, VSS=0V Refer to Fig. 3, the bus timing diagram. Table 6 Parameter C/D Set-up time C/D Hold Time /CE,/RD,/WR Pulse Width Data Set-up Time Data Hold Time Access Time Output Hold Time Symbol tCDS tCDH tCE, tRD, tWR tDS tDH tACC tOH Min. 100 10 80 80 40 10 Max. 150 50 Unit ns ns ns ns ns ns ns Figure 3: Bus Timing Diagram VL-FS-MGLS12864TZ-04 REV. A (MGLS12864TZ-FSTN-3M FILM WITH DIE FORM IC&CABLE ) SEP/2003 PAGE 10 OF 10 5.3 Timing Diagram of VDD Against V0. Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0. VDD 95% LOGIC SUPPLY VOLTAGE 0V 50ms(typical) 0V LCD SUPPLY VOLTAGE V0 Figure 4: Timing Diagram of VDD Against V0. “Varitronix Limited reserves the right to change this specification.” FAX:(852) 2343-9555. URL:http: //www.varitronix.com - END -
VL-FS-MGLS12864TZ-04 价格&库存

很抱歉,暂时无法提供与“VL-FS-MGLS12864TZ-04”相匹配的价格&库存,您可以联系我们找货

免费人工找货