0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
P048F048T24AL-CC

P048F048T24AL-CC

  • 厂商:

    VICOR(威科)

  • 封装:

    -

  • 描述:

    PRM REGULATOR CONSTANT EVAL BOAR

  • 数据手册
  • 价格&库存
P048F048T24AL-CC 数据手册
End of Life P048F048T24AL P048F048M24AL PRMTM Regulator • 48 V input V•I ChipTM PRM • Adaptive Loop feedback • Vin range 36 – 75 Vdc • ZVS buck-boost regulator © Vin = 36 – 75 V Vf = 26 – 55 V Pf = 240 W If = 5 A • 1.45 MHz switching frequency • High density – 813 W/in3 2 • Small footprint – 215 W/in • 96% Efficiency • Low weight – 0.5 oz (15 g) • 125˚C operation (Tj) Product Description Absolute Maximum Ratings The V•I Chip regulator is a very efficient non-isolated regulator capable of both boosting and bucking a wide range input voltage. It is specifically designed to provide a controlled Factorized Bus distribution voltage for powering downstream VTMTM Transformer — fast, efficient, isolated, low noise Point-of-Load (POL) converters. In combination, PRMs and VTMsTM form a complete DC-DC converter subsystem offering all of the unique benefits of Vicor’s Factorized Power ArchitectureTM (FPA)TM: high density and efficiency; low noise operation; architectural flexibility; extremely fast transient response; and elimination of bulk capacitance at the Point-ofLoad (POL). In FPA systems, the POL voltage is the product of the Factorized Bus voltage delivered by the PRM and the "K-factor" (the fixed voltage transformation ratio) of a downstream VTM. The PRM controls the Factorized Bus voltage to provide regulation at the POL. Because VTMs perform true voltage division and current multiplication, the Factorized Bus voltage may be set to a value that is substantially higher than the bus voltages typically found in "intermediate bus" systems, reducing distribution losses and enabling use of narrower distribution bus traces. A PRM-VTM chip set can provide up to 100 A or 230 W at a FPA system density of 169 A/in3 or 390 W/in3 — and because the PRM can be located, or "factorized," remotely from the POL, these power densities can be effectively doubled. The PRM described in this data sheet features a unique "Adaptive Loop" compensation feedback: a single wire alternative to traditional remote sensing and feedback loops that enables precise control of an isolated POL voltage without the need for either a direct connection to the load or for noise sensitive, bandwidth limiting, isolation devices in the feedback path. Parameter Values Unit +In to -In -1.0 to 85.0 Vdc PC to -In -0.3 to 6.0 Vdc PR to -In -0.3 to 9.0 Vdc IL to -In -0.3 to 6.0 Vdc VC to -In -0.3 to 18.0 Vdc Notes +Out to -Out -0.3 to 59 Vdc SC to -Out -0.3 to 3.0 Vdc VH to -Out -0.3 to 9.5 Vdc OS to -Out -0.3 to 9.0 Vdc CD to -Out -0.3 to 9.0 Vdc SG to -Out 100 mA Continuous output current 5 Adc Continuous output power 240 W Case temperature during reflow 225 245 °C °C MSL 5 MSL 6 Operating junction temperature -55 to 125 -40 to 125 °C °C M-Grade T-Grade Storage temperature -65 to 125 -40 to 125 °C °C M-Grade T-Grade DC-DC Converter 0.01 µF 10 kΩ VC PC TM IL NC PR PRM™ -AL Module +In VH SC SG OS NC CD ROS Factorized Bus (VF ) +Out +In +Out RCD +Out 0.4 µH VIN TM VC PC VTM™ Module 10 Ω –In –Out – In – Out K Ro L O A D – Out P048F048T24AL is used with 048 input series VTM to provide a regulated & isolated output. vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 1 of 14 End of Life General Specifications V•I Chip Regulator Part Numbering P 048 F 048 T 24 AL Regulator Input Voltage Designator Configuration F = J-lead T = Through hole Nominal Factorized Bus Voltage Product Grade Temperatures (°C) Grade Storage Operating (TJ) T -40 to125 -40 to125 M -65 to125 -55 to125 Output Power Designator (=Pf /10) AL = Adaptive Loop Overview of Adaptive Loop Compensation The V•I Chip’s bi-directional VC port : Adaptive Loop compensation, illustrated in Figure 1, contributes to the bandwidth and speed advantage of Factorized Power. The PRM monitors its output current and automatically adjusts its output voltage to compensate for the voltage drop in the output resistance of the VTM. ROS sets the desired value of the VTM output voltage, Vout; RCD is set to a value that compensates for the output resistance of the VTM (which, ideally, is located at the point of load). For selection of ROS and RCD, refer to Table 1 below or Page 9. 0.01 µF 10 kΩ VC PC TM IL NC PR PRM™ -AL Module +In VH SC SG OS NC CD 1. Provides a wake up signal from the PRM to the VTM that synchronizes the rise of the VTM output voltage to that of the PRM. 2. Provides feedback from the VTM to the PRM to enable the PRM to compensate for the voltage drop in VTM output resistance, RO. Factorized Bus (VF ) ROS +Out +In +Out RCD +Out 0.4 µH VIN TM VC PC VTM™ Module 10 Ω –In – In –Out – Out K Ro L O A D – Out Figure 1 — With Adaptive Loop control, the output of the VTM is regulated over the load current range with only a single interconnect between the PRM and VTM and without the need for isolation in the feedback path. Desired Load Voltage (Vdc) 1.0 1.2 1.5 1.8 2.0 3.0 3.3 5.0 8.0 9.6 10 12 15 24 28 36 48 VTM P/N(1) V048F015T100 V048F015T100 V048F015T100 V048F020T080 V048F020T080 V048F030T070 V048F040T050 V048F060T040 V048F080T030 V048F096T025 V048F120T025 V048F120T025 V048F160T015 V048F240T012 V048F320T009 V048F480T006 V048F480T006 Max VTM Output Current (A)(2) 100 100 100 80 80 70 50 40 30 25 25 25 15 12.5 9.4 6.3 6.3 ROS (kΩ)(3) 3.57 2.94 2.37 2.61 2.37 2.37 2.89 2.87 2.37 2.37 2.86 2.37 2.49 2.37 2.74 3.16 2.37 RCD (Ω)(3) 26.1 32.4 39.2 35.7 39.2 39.2 32.6 33.2 32.9 32.9 32.9 39.2 37.4 39.2 35.7 30.1 39.2 Note: (1) See Table 2 on page 9 for nominal Vout range and K factors. (2) See “PRM output power vs. VTM output power” on Page 10 (3) 1% precision resistors recommended Table 1 — Configure your Chip Set using the PRM-AL vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 2 of 14 End of Life Electrical Specifications V•I Chip Regulator Input Specs (Conditions are at 48 Vin, 48 Vf, full load, and 25°C ambient unless otherwise specified) Parameter Input voltage range Min Typ Max Unit 36 48 75 Vdc 1 V/µs Input dV/dt Input undervoltage turn-on 33.8 Input undervoltage turn-off 30.4 31.8 Input overvoltage turn-on 75.7 77.3 35.3 Vdc Vdc Vdc Input overvoltage turn-off 78.8 81.0 Input quiescent current 0.5 1 Input current 5.2 Input reflected ripple current Vdc mA 1.0 Internal input capacitance Recommended external input capacitance 3.0 PC low Adc 107 No load power dissipation Note mA p-p 6.0 See Figures 4 & 5 W 5 µF Ceramic 100 µF See Figure 5 for input filter circuit. Source impedance dependent Input Waveforms Figure 2 — Vf and PC response from power up Figure 3 — Vf turn-on waveform with inrush current – PC enabled Reflected Ripple Measurement 10 A +IN 0.01 μF 10 kΩ VC PC TM IL NC PR PRM-AL +In +Out –In –Out VH SC SG OS NC CD 2.37 kΩ + OUT 100 μF Al-Electrolytic –IN Figure 5 — Input filter capacitor recommendation Figure 4 — Input reflected ripple current vicorpower.com – OUT 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 3 of 14 End of Life Electrical Specifications (continued) V•I Chip Regulator Output Specs (Conditions are at 48 Vin, 48 Vf, full load, and 25°C ambient unless otherwise specified) Parameter Min Typ Output voltage range 26 48 Output power 0 Output current 0 DC current limit 5.25 6.0 Average short circuit current Max Unit Note 55 Vdc Factorized Bus voltage (Vf) set by ROS 240 W 5 Adc 6.6 Adc IL pin floating 0.5 A Auto recovery Set point accuracy 1.5 Line regulation 0.17 0.2 % Low line to high line Load regulation 0.5 0.7 % No CD resistor Load regulation (at VTM output) 1.0 2.0 % Adaptive Loop 5 10 % 59.4 Vdc Current share accuracy % Efficiency Full load 96 Output overvoltage set point 56 % See Figure 6,7 & 8 Output ripple voltage No external bypass 2.3 2.5 % Factorized Bus, see Figure 13 With 10 µF capacitor 0.35 1.1 % Factorized Bus, see Figure 14 1.45 1.55 MHz From application of power 135 300 ms See Figure 2 From PC pin high 100 µs See Figure 3 Internal output capacitance 5 µF Ceramic Switching frequency 1.35 Fixed frequency Output turn-on delay Factorized Bus capacitance 47 vicorpower.com 800-735-6200 µF V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 4 of 14 End of Life Electrical Specifications (continued) V•I Chip Regulator Efficiency Graphs Efficiency vs. Output Current 98 96 96 94 94 92 90 Vin 88 36 V 48 V 75 V 86 84 Efficiency (%) Efficiency (%) Efficiency vs. Output Current 98 92 90 Vin 88 36 V 48 V 75 V 86 84 82 82 80 80 78 78 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 Output Current (A) Output Current (A) Figure 7 — Efficiency vs. output current at 36 Vf Figure 6 — Efficiency vs. output current at 48 Vf Efficiency vs. Output Current 98 96 Efficiency (%) 94 92 90 Vin 88 36 V 48 V 75 V 86 84 82 80 78 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 Output Current (A) Figure 8 — Efficiency vs. output current at 26 Vf vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 5 of 14 End of Life Electrical Specifications (continued) V•I Chip Regulator Output Waveforms Figure 9 — Transient response; PRM alone 48 Vin, 0-5-0A, no load capacitance, local loop Figure 10 — Transient response; PRM alone 36 Vin, 0-5-0A no load capacitance, local loop Figure 11 — Transient response; PRM alone 75 Vin, 0-5-0A no load capacitance, local loop. Figure 12 — PC during fault – frequency will vary as a function of line voltage Figure 13 — Output ripple full load no bypass capacitance Figure 14 — Output ripple full load 10µF bypass capacitance vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 6 of 14 End of Life Electrical Specifications (continued) V•I Chip Regulator Auxiliary Pins (Conditions are at 48 Vin, 48 Vf, full load, and 25°C ambient unless otherwise specified) Parameter VC (VTM Control) Pulse width Peak voltage PC (Primary Control) DC voltage Module disable voltage Module enable voltage Disable hysteresis Min Typ Max Unit 8 12 12 14 18 18 ms V 4.8 2.3 5.0 2.4 2.5 100 5.2 Vdc Vdc Vdc mV 1.75 1.90 Current limit Enable delay time Disable delay time IL (Current Limit Adjust) Voltage Accuracy PR (Parallel Port) Voltage Source current External capacitance VH (Auxiliary Voltage) Range Regulation Current SC (Secondary Control) Voltage Internal capacitance External capacitance OS (Output Set) Set point accuracy Reference offset CD (Compensation Device) External resistance 2.6 100 1 µs µs 1 ± 15 V % 0.6 1 7.5 100 8.7 9.0 0.04 9.3 5 1.23 mA 1.24 0.22 1.25 0.7 ± 1.5 ±4 V mA pF Vdc %/mA mA p Referenced to –Out Referenced to –In Referenced to –In Source only after start up; not to be used for aux. supply; 100 kΩ minimum load impedance to assure start up Based on DC current limit set point Referenced to SG; See description Page 8 Typical internal bypass C= 0.1 µF Maximum external C=0.1 µF, referenced to SG Vdc µF µF Referenced to SG % mV Includes 1% external resistor Ω 20 Note Omit resistor for regulation at output of PRM General Specs Parameter MTBF MIL-HDBK-217F Min Typ Max Unit Note 2.2 Mhrs 25°C, GB cTÜVus UL/CSA 60950-1, EN60950-1 CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable See Mechanical Drawings, Figures 19 – 22 0.53/15 oz / g Agency approvals Mechanical parameters Weight Dimensions Length Width Height Thermal 1.28/32,5 0.87/22,0 0.265/6,73 Over temperature shutdown Thermal capacity Junction-to-case thermal impedance (RθJC) Junction-to-board thermal impedance (RθJB) Case-to-ambient vicorpower.com 130 135 9.3 1.1 2.1 3.7 800-735-6200 in /mm in /mm in /mm 140 °C Ws/°C °C/W °C/W °C/W V•I Chip Regulator Junction temperature With 0.25” heat sink @ 300 LFM P048F048T24AL Rev. 3.9 Page 7 of 14 End of Life Pin / Control Functions V•I Chip Regulator +In / -In DC Voltage Ports The V•I Chip maximum input voltage should not be exceeded. PRMs have internal over / undervoltage lockout functions that prevent operation outside of the specified input range. PRMs will turn on when the input voltage rises above its undervoltage lockout. If the input voltage exceeds the overvoltage lockout, PRMs will shut down until the overvoltage fault clears. PC will toggle indicating an out of bounds condition. +Out / -Out Factorized Voltage Output Ports These ports provide the Factorized Bus voltage output. The –Out port is connected internally to the –In port through a current sense resistor. The PRM has a maximum power and a maximum current rating and is protected if either rating is exceeded. Do not short –Out to –In. VC – VTM Control The VTM Control (VC) port supplies an initial VCC voltage to downstream VTMs, enabling the VTMs and synchronizing the rise of the VTM output voltage to that of the PRM. The VC port also provides feedback to the PRM to compensate for voltage drop due to the VTM output resistance. The PRM’s VC port should be connected to the VTM VC port. A PRM VC port can drive a maximum of two (2) VTM VC ports. PC – Primary Control The PRM voltage output is enabled when the PC pin is open circuit (floating). To disable the PRM output voltage, the PC pin is pulled low. Open collector optocouplers, transistors, or relays can be used to control the PC pin. When using multiple PRMs in a high power array, the PC ports must be tied together to synchronize their turn on. During an abnormal condition the PC pin will pulse (Fig.12) as the PRM initiates a restart cycle. This will continue until the abnormal condition is rectified. The PC should not be used as an auxiliary voltage supply, nor should it be switched at a rate greater than 1 Hz. TM – Factory Use Only IL – Current Limit Adjust The PRM has a preset, maximum, current limit set point. The IL port may be used to reduce the current limit set point to a lower value. See “adjusting current limits” on page 10. PR – Parallel Port The PR port signal, which is proportional to the PRM output power, supports current sharing of two PRMs. To enable current sharing, PR ports should be interconnected. Steps should be taken to minimize coupling noise into the interconnecting bus. Terminate this port with a 10 k equivalent resistance to SG, e.g. 10 k for a single PRM, 20 k each for 2 PRMs in parallel, 30 k each for 3 PRMs in parallel etc.. Please consult Vicor Applications Engineering regarding additional considerations when paralleling more than two PRMs. VH – Auxiliary Voltage VH is a gated (e.g. mirrors PC), non-isolated, nominally 9 Volt, regulated DC voltage (see “Auxiliary Pins” specifications, on Page 7) that is referenced to SG. VH may be used to power external circuitry having a total current consumption of no more than 5 mA under either transient or steady state conditons including turn-on. vicorpower.com 800-735-6200 AL Version 4 +OUT –OUT 3 2 1 VC VH A SC B B PC SG C C TM OS D D IL NC E E NC CD F F PR G G H H A J J K K L L M M N N P P +IN –IN Bottom View Signal Name +In –In VC PC TM IL PR VH SC SG OS CD +Out –Out Designation G1-K1,G2-K2 L1-P1, L2-P2 A1,A2 B1, B2 C1, C2 D1, D2 F1, F2 A3, A4 B3, B4 C3, C4 D3, D4 F3, F4 G3-K3, G4-K4 L3-P3, L4-P4 Figure 15 — PRM pin configuration SC – Secondary Control The load voltage may be controlled by connecting a resistor or voltage source to the SC port referenced to SG. The slew rate of the output voltage may be controlled by controlling the rate-of-rise of the voltage at the SC port (e.g., to limit inrush current into a capacitive load). SG – Signal Ground This port provides a low inductance Kelvin connection to –In and should be used as reference for the OS, CD, SC,VH and IL ports. OS – Output Set The application-specific value of the Factorized Bus voltage (Vf) is set by connecting a resistor between OS and SG. Resistor value selection is shown in Table 1 on Page 2, and described on Page 9. If no resistor is connected, the PRM output will be approximately one volt. If set resistor is not collocated with the PRM, a local bypass capacitor of ~200 pF may be required. CD – Compensation Device Adaptive Loop control is configured by connecting an external resistor between the CD port and SG. Selection of an appropriate resistor value (see Equation 2 on Page 9 and Table 1 on Page 2) configures the PRM to compensate for voltage drops in the equivalent output resistance of the VTM and the PRM-VTM distribution bus. If no resistor is connected to CD, the PRM will be in Local Loop mode and will regulate the +Out / –Out voltage to a fixed value. V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 8 of 14 End of Life Application Information V•I Chip Regulator Regulator 0.01 µF VC PC TM IL NC PR 10 kΩ PRM™-AL +In Current Multiplier VH SC SG OS NC CD VF = ROS (IL•Ro) VL + K K L O A D +Out RCD TM VC PC 0.4 µH +Out VIN 10 Ω –In +Out +In – In –Out VTM™ – Out K Ro – Out Figure 16 — Adaptive Loop compensation with output voltage trimming and soft start using the SC port. Output Voltage Setting with Adaptive Loop Output Voltage Trimming (optional) The equations for calculating ROS and RCD to set a VTM output voltage are: After setting the output voltage from the procedure above the output may be margined down (26 Vf min) by a resistor from SC-SG using this formula: 93100 ROS = ( VL • 0.8395 ) – 1 K RdΩ = (1) 10000 Vfd Vfs - Vfd Where Vfd is the desired factorized bus and Vfs is the set factorized bus. 91238 (2) ROS A low voltage source can be applied to the SC port to margin the load voltage in proportion to the SC reference voltage. VL = Desired load voltage An external capacitor can be added to the SC port as shown in Figure 16 to control the output voltage slew rate for soft start. RCD = +1 VOUT = VTM output voltage K = VTM transformation ratio (available from appropriate VTM data sheet) Vf = PRM output voltage, the Factorized Bus (see Figure 16) RO = VTM output resistance (available from appropriate VTM data sheet) IL = Load Current (actual current delivered to the load) Nominal Vout Range (Vdc) 0.8 ↔ 1.6 1.1 ↔ 2.2 1.6 ↔ 3.3 2.2 ↔ 4.4 3.3 ↔ 6.6 4.3 ↔ 8.8 6.5 ↔ 13.4 8.7 ↔ 17.9 13.0 ↔ 26.9 17.4 ↔ 36.0 26.0 ↔ 54.0 VTM K Factor 1/32 1/24 1/16 1/12 1/8 1/6 1/4 1/3 1/2 2/3 1 Table 2 — 048 input series VTM K factor selection guide vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 9 of 14 End of Life Application Information (continued) V•I Chip Regulator OVP – Overvoltage Protection Adjusting Current Limit The output Overvoltage Protection set point of the P048F048T24AL is factory preset for 56 V. If this threshold is exceeded the output shuts down and a restart sequence is initiated, also indicated by PC pulsing. If the condition that causes OVP is still present, the unit will again shut down. This cycle will be repeated until the fault condition is removed. The OVP set point may be set at the factory to meet unique high voltage requirements. The current limit can be lowered by placing an external resistor between the IL and SG ports (see Figure 18 for resistor values). With the IL port open-circuit, the current limit is preset to be within the range specified in the output specifications table on Page 4. DC CURRENT LIMIT 100 As shown in Figure 17, the P048F048T24AL is rated to deliver 5 A maximum, when it is delivering an output voltage in the range from 26 V to 48 V, and 240 W, maximum, when delivering an output voltage in the range from 48 V to 55 V. When configuring a PRM for use with a specific VTM, refer to the appropriate VTM data sheet. The VTM input power can be calculated by dividing the VTM output power by the VTM efficiency (available from the VTM data sheet). The input power required by the VTM should not exceed the output power rating of the PRM. Rext Value (kΩ) PRM Output Power Versus VTM Output Power 10 1 0 1 2 3 4 5 6 Desired PRM Output Current Limit (A) 5.1 Figure 18 — Calculated external resistor value for adjusting current limit, actual value may vary. 5.0 Current (A) 4.9 4.8 Input Fuse Recommendations 4.7 Safe Operating Area 4.6 A fuse should be incorporated at the input to the PRM, in series with the +In port. A fast acting fuse, NANO2 FUSE 451/453 Series 10 A 125 V, or equivalent, may be required to meet certain safety agency Conditions of Acceptability. Always ascertain and observe the safety, regulatory, or other agency specifications that apply to your specific application. 4.5 4.4 4.3 0 ~ ~ 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 Factorized Bus Voltage (Vf) Product Safety Considerations Figure 17 — P048F048T24AL rating based on Factorized Bus voltage The Factorized Bus voltage should not exceed an absolute limit of 55 V, including steady state, ripple and transient conditions. Exceeding this limit may cause the internal OVP set point to be exceeded. If the input of the PRM is connected to SELV or ELV circuits, the output of the PRM can be considered SELV or ELV respectively. If the input of the PRM is connected to a centralized DC power system where the working or float voltage is above SELV, but less than or equal to 75 V, the input and output voltage of the PRM should be classified as a TNV-2 circuit and spaced 1.3 mm from SELV circuitry or accessible conductive parts according to the requirements of UL60950-1, CSA 22.2 60950-1, EN60950-1, and IEC60950-1. Parallel Considerations The PR port is used to connect two PRMs in parallel to form a higher power array. When configuring arrays, PR port interconnection terminating impedance is 10 k to SG. See note Page 8 and refer to Application Note AN002. Additionally one PRM should be designated as the master while all other PRMs are set as slaves by shorting their SC pin to SG. The PC pins must be directly connected (no diodes) to assure a uniform start up sequence. Consult Vicor applications engineering for applications requiring more than two PRMs. Applications Assistance Please contact Vicor Applications Engineering for assistance, 1-800-927-9474, or email at apps@vicorpower.com. vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 10 of 14 End of Life Mechanical Drawings V•I Chip Regulator NOTES: mm 1. DIMENSIONS ARE inch . 2. UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE: .X / [.XX] = +/-0.25 / [.01]; .XX / [.XXX] = +/-0.13 / [.005] 3. PRODUCT MARKING ON TOP SURFACE DXF and PDF files are available on vicorpower.com Figure 19 — PRM J-Lead mechanical outline RECOMMENDED LAND PATTERN ( COMPONENT SIDE SHOWN ) NOTES: mm 1. DIMENSIONS ARE inch . 2. UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE: .X / [.XX] = +/-0.25 / [.01]; .XX / [.XXX] = +/-0.13 / [.005] 3. PRODUCT MARKING ON TOP SURFACE DXF and PDF files are available on vicorpower.com Figure 20 — PRM J-Lead PCB layout information vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 11 of 14 Not Recommended for New Designs Mechanical Drawings (continued) V•I Chip Regulator NOTES: (mm) 1. DIMENSIONS ARE inch . 2. UNLESS OTHERWISE SPECIFIED TOLERANCES ARE: X.X [X.XX] = ±0.25 [0.01]; X.XX [X.XXX] = ±0.13 [0.005] 3. RoHS COMPLIANT PER CST-0001 LATEST REVISION DXF and PDF files are available on vicorpower.com Figure 21 — PRM Through-hole mechanical outline NOTES: (mm) 1. DIMENSIONS ARE inch . 2. UNLESS OTHERWISE SPECIFIED TOLERANCES ARE: X.X [X.XX] = ±0.25 [0.01]; X.XX [X.XXX] = ±0.13 [0.005] 3. RoHS COMPLIANT PER CST-0001 LATEST REVISION DXF and PDF files are available on vicorpower.com Figure 22 — PRM Through-hole PCB layout information vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 12 of 14 Not Recommended for New Designs Configuration Options V•I Chip Regulator RECOMMENDED LAND PATTERN (NO GROUNDING CLIPS) TOP SIDE SHOWN NOTES: 1. MAINTAIN 3.50 [0.138] DIA. KEEP-OUT ZONE FREE OF COPPER, ALL PCB LAYERS. 2. (A) MINIMUM RECOMMENDED PITCH IS 39.50 [1.555], THIS PROVIDES 7.00 [0.275] COMPONENT EDGE-TO-EDGE SPACING, AND 0.50 [0.020] CLEARANCE BETWEEN VICOR HEAT SINKS. (B) MINIMUM RECOMMENDED PITCH IS 41.00 [1.614], THIS PROVIDES 8.50 [0.334] COMPONENT EDGE-TO-EDGE SPACING, AND 2.00 [0.079] CLEARANCE BETWEEN VICOR HEAT SINKS. 3. V•I CHIP™ MODULE LAND PATTERN SHOWN FOR REFERENCE ONLY; ACTUAL LAND PATTERN MAY DIFFER. DIMENSIONS FROM EDGES OF LAND PATTERN TO PUSH-PIN HOLES WILL BE THE SAME FOR ALL FULL SIZE V•ICHIP PRODUCTS. RECOMMENDED LAND PATTERN (With GROUNDING CLIPS) TOP SIDE SHOWN 4. RoHS COMPLIANT PER CST-0001 LATEST REVISION. 5. UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE MM [INCH]. TOLERANCES ARE: X.X [X.XX] = ±0.3 [0.01] X.XX [X.XXX] = ±0.13 [0.005] 6. PLATED THROUGH HOLES FOR GROUNDING CLIPS (33855) SHOWN FOR REFERENCE. HEAT SINK ORIENTATION AND DEVICE PITCH WILL DICTATE FINAL GROUNDING SOLUTION. Figure 23 — Hole location for push pin heat sink relative to V•I Chip vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 Page 13 of 14 Not Recommended for New Designs Vicor’s comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems. Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor’s product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. Specifications are subject to change without notice. Vicor’s Standard Terms and Conditions All sales are subject to Vicor’s Standard Terms and Conditions of Sale, which are available on Vicor’s webpage or upon request. Product Warranty In Vicor’s standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the “Express Limited Warranty”). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable. UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER. This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards. Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty. Life Support Policy VICOR’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages. Intellectual Property Notice Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department. The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,788,033; 6,940,013; 6,969,909; 7,038,917; 7,154,250; 7,166,898; 7,187,263; 7,202,646; 7,361,844; 7,368,957; RE40,072; 7,361,844; 7,368,957; RE40,072; D496,906; D506,438; D509,472; and for use under 6,975,098 and 6,984,965. Vicor Corporation 25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 email Customer Service: custserv@vicorpower.com Technical Support: apps@vicorpower.com vicorpower.com 800-735-6200 V•I Chip Regulator P048F048T24AL Rev. 3.9 ÊÊ12É£Î
P048F048T24AL-CC 价格&库存

很抱歉,暂时无法提供与“P048F048T24AL-CC”相匹配的价格&库存,您可以联系我们找货

免费人工找货