SI9130CG-T1

Si9130 Vishay Siliconix Pin-Programmable Dual Controller—Portable PCs FEATURES D Fixed 5-V and Programmable 3.3-V, 3.45 V, or 3.6 V Step-Down Converters D Less than 500-mA Quiescent Current per Converter D 25-mA Shutdown Current D 5.5-V to 30-V Operating Range DESCRIPTION The Si9130 Pin-programmable Dual Controller for Portable PCs is a pin-programmable version of the Si786 dual-output power supply controller for notebook computers. The Buck controllers provide 5 V and a pin-programmable output delivering 3.3 V, 3.45 V, or 3.6 V. The circuit is a system level integration of two step-down controllers and micropower 5-V and 3.3-V linear regulators. The controllers perform high efficiency conversion of the battery pack energy (typically 12 V) or the output of an ac to dc wall converter (typically 18-V to 24-V dc) to 5-V and 3.3-V system supply voltages. The micropower linear regulator can be used to keep power management and back-up circuitry alive during the shutdown of the step-down converters. A complete power conversion and management system can be implemented with the Si9130 Pin-programmable Dual Controller for Portable PCs, an inexpensive linear regulator, the Si9140 SMP Controller for High Performance Processor Power Supplies, five Si4410 n-channel TrenchFETr Power MOSFETs, one Si4435 p-channel TrenchFET Power MOSFET, and two Si9712 PC Card (PCMCIA) Interface Switches. The Si9130 is available in both standard and lead (Pb)-free 28-pin SSOP packages and specified to operate over the commercial (0_C to 70_C) and extended commercial (−10_C to 90_C) temperature ranges. See Ordering Information for corresponding part numbers. FUNCTIONAL BLOCK DIAGRAM 5.5 V to 30 V Power Section 3.3 V SHUTDOWN 5-V ON/OFF 3.3-V ON/OFF SYNC Si9130 5V mP Memory Peripherals Document Number: 70190 S-40805—Rev. F, 26-Apr-04 www.vishay.com 1 Si9130 Vishay Siliconix ABSOLUTE MAXIMUM RATINGS V+ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V t0 36 V PGND to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . "2 V VL to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 7 V BST3, BST5 to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 36 V LX3 to BST3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -7 V to 0.3 V LX5 to BST5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -7 V to 0.3 V Inputs/Outputs to GND (3.45ADJ, 3.6ADJ, SHDN, ON5, REF, SS5, CS5. FB5, SYNC, CS3, FB3, SS3, ON3)) -0.3 V, (VL + 0.3 V) DL3, DL5 to PGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V, (VL + 0.3 V) DH3 to LX3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V (BST3 + 0.3 ) DH5 to LX5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V (BST5 + 0.3 ) REF, VL Short to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Momentary REF Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA VL Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Continuous Power Dissipation (TA = 70_C)a 28-Pin SSOPb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 762 mW Operating Temperature Range: Si9130CG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to 70_C Si9130LG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −10_ to 90_C . Lead Temperature (soldering, 10 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . 300_C Notes a. Device mounted with all leads soldered or welded to PC board. b. Derate 9.52 mW/_C above 70_C. Exposure to Absolute Maximum rating conditions for extended periods may affect device reliability. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. SPECIFICATIONS Specific Test Conditions PARAMETER V+ = 15 V, IVL = IREF = 0 mA, SHDN = ON3 = ON5 = 5 V Other Digital Input Levels 0 V or 5 V, TA = TMIN to TMAX MINA LIMITS TYPB MAXA UNIT 3.3-V and 5-V Step-Down Controllers Input Supply Range FB5 Output Voltage 0 mV < (CS5-FB5) < 70 mV, 6 V < V + < 30 V (includes load and line regulation) 0 mV < (CS3-FB3) < FB 70 V 70 mV FB3 Output Voltage p g 6 V < V + < 30 V (includes load and line regulation) 3.6ADJ = 3.45ADJ = OPEN 3.6ADJ = OPEN 3.45ADJ = GND 3.6ADJ = GND 3.45ADJ = OPEN 5.5 4.80 3.17 3.32 3.46 5.08 3.35 3.50 3.65 2.5 0.03 80 2.5 2 100 4.0 120 6.5 30 5.20 3.46 3.60 3.75 % %/V mV mA mA V Load Regulation Line Regulation Current-Limit Voltage SS3/SS5 Source Current SS3/SS5 Fault Sink Current Either Controller (CS_ to FB_ = 0 to 70 mV) Either Controller (V+ = 6 V to 30 V) CS3-FB3 or CS5-FB5 Internal Regulator and Reference VL Output Voltage VL Fault Lockout Voltage VL/FB5 Switchover Voltage REF Output Voltage REF Fault Lockout Voltage REF Load Regulation www.vishay.com ON5 = ON3 = 0 V, 5.5 V < V+ < 30 V 0 mA < IL < 25 mA Falling Edge, Hysteresis = 1% Rising Edge of FB5, Hysteresis = 1% No External Loadc Falling Edge 0 mA < IL < 5 mAd 4.5 3.6 4.2 3.24 2.4 30 5.5 4.2 4.7 3.36 3.2 75 mV V 2 Document Number: 70190 S-40805—Rev. F, 26-Apr-04 Si9130 Vishay Siliconix SPECIFICATIONS Specific Test Conditions PARAMETER V+ = 15 V, IVL = IREF = 0 mA, SHDN = ON3 = ON5 = 5 V Other Digital Input Levels 0 V or 5 V, TA = TMIN to TMAX MINA LIMITS TYPB MAXA UNIT Internal Regulator and Reference (Cont’d) V+ Shutdown Current V+ Standby Current Quiescent Power Consumption (both PWM controllers on) V+ Off Current SHDN = ON3 = ON5 = 0 V, V+ = 30 V ON3 = ON5 = 0 V, V+ = 30 V FB5 = CS5 = 5.25 V FB3 = CS3 = 3.5 V FB5 = CS5 = 5.25 V, VL Switched Over to FB5 25 70 5.5 30 40 110 8.6 60 mA mW mA Oscillator and Inputs/Outputs Oscillator Frequency Oscillator Frequency SYNC High Pulse Width SYNC Low Pulse Width SYNC Rise/Fall Time Oscillator SYNC Range Maximum Duty Cycle Input Low Voltage Input High Voltage Input Current DL3/DL5 Sink/Source Current DH3/DH5 Sink/Source Current DL3/DL5 On-Resistance DH3/DH5 On-Resistance SYNC = 3.3 V SYNC = 0 V, 5 V SHDN, ON3, ON5 SYNC SHDN, ON3, ON5 SYNC SHDN, ON3, ON5 VIN = 0 V, 5 V VOUT = 2 V BST3 - LX3 = BST5 - LX5 = 4.5 V, VOUT = 2 V High or Low High or Low BST3 - LX3 = BST5 - LX5 = 4.5 V 1 1 7 7 W 2.4 VL - 0.5 V "1 mA A Not Tested 240 89 92 92 95 0.8 V SYNC = 3.3 V SYNC = 0 V, 5 V 270 170 200 200 200 350 kHz % ns 300 200 330 230 kHz kHz Notes a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum. b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. c. The main switching outputs track the reference voltage. Loading the reference reduces the main outputs slightly according to the closed-loop gain (AVCL) and the reference voltage load-regulation error. AVCL for the 3.3-V supply is unity gain. AVCL for the 5-V supply is 1.54. d. Since the reference uses VL as its supply, its V+ line regulation error is insignificant. Document Number: 70190 S-40805—Rev. F, 26-Apr-04 www.vishay.com 3 Si9130 Vishay Siliconix TYPICAL CHARACTERISTICS (25_C UNLESS NOTED) Efficiency vs. 5-V Output Current, 200 kHz 100 VIN = 6 V 90 VIN = 15 V VIN = 30 V 70 SYNC = 0 V, 3.3 V Off 60 60 90 VIN = 15 V VIN = 30 V 70 3.3 V Off 100 VIN = 6 V Efficiency vs. 5-V Output Current, 300 kHz Efficiency (%) Efficiency (%) 10 80 80 50 0.001 0.01 0.1 5-V Output Current (A) 1 50 0.001 0.01 0.1 5-V Output Current (A) 1 10 Efficiency vs. 3.3-V Output Current, 200 kHz 100 100 Efficiency vs. 3.3-V Output Current, 300 kHz VIN = 6 V 90 VIN = 6 V Efficiency (%) 80 VIN = 30 V SYNC = 0 V, 5 V On 60 Efficiency (%) VIN = 15 V 90 80 VIN = 30 V VIN = 15 V 70 70 5 V On 60 50 0.001 0.01 0.1 3.3-V Output Current (A) 1 10 50 0.001 0.01 0.1 1 10 3.3-V Output Current (A) 30 25 20 Quiescent Supply Current vs. Supply Voltage 0.5 Standby Supply Current vs. Supply Voltage Quiescent Supply Current (mA) Standby Supply Current (mA) 0.4 ON3 = ON5 = High 15 10 5 0 0 6 12 18 24 30 Supply Voltage (V) 0.3 ON3 = ON5 = 0 V 0.2 0.1 0.0 0 6 12 18 24 30 Supply Voltage (V) www.vishay.com 4 Document Number: 70190 S-40805—Rev. F, 26-Apr-04 Si9130 Vishay Siliconix TYPICAL CHARACTERISTICS (25_C UNLESS NOTED) Shutdown Supply Current vs. Supply Voltage 100 Shutdown Supply Current ( m A) SHDN = 0 V 75 Mimimum V IN to VOUT Differential (V) 1.0 5-V Output Still Regulating 0.8 Minimum VIN to VOUT Differential vs. 5-V Output Current 0.6 300 kHz 0.4 200 kHz 0.2 50 25 0 0 6 12 18 24 30 Supply Voltage (V) 0.0 0.001 0.01 0.1 5-V Output Current (A) 1 10 Switching Frequency vs. Load Current 1000.0 SYNC = REF (300 kHz) ON3 = ON5 = 5 V Switching Frequency (kHz) 100.0 10.0 5 V, VIN = 30 V 5 V, VIN = 7.5 V 1.0 3.3 V, VIN = 7.5 V 0.1 0.1 1 10 Load Current (mA) 100 1000 Pulse-Skipping Waveforms Pulse-Width Modulation Mode Waveforms 5-V Output 50 mV/div LX 10 V/div 2 V/div 5-V Output 50 mV/div 200 mS/div ILoad = 100 mA VIN = 10 V 500 ns/div 5-V Output Current = 1 A VIN = 16 V Document Number: 70190 S-40805—Rev. F, 26-Apr-04 www.vishay.com 5 Si9130 Vishay Siliconix TYPICAL CHARACTERISTICS (25_C UNLESS NOTED) 5-V Load-Transient Response 3A LOAD CURRENT 3.3-V Load-Transient Response 3A LOAD CURRENT 0A 0A 5-V Output 50 mV/div 3.3-V Output 50 mV/div 200 mS/div VIN = 15 V 200 mS/div VIN = 15 V 5-V Line-Transient Response, Rising 5-V Line-Transient Response, Falling 5-V Output 50 mV/div 5-V Output 50 mV/div VIN, 10 to 16 V 2 V/div VIN, 16 to 10 V 2 V/div 20 mS/div ILOAD = 2 A 20 mS/div ILOAD = 2 A 3.3-V Line-Transient Response, Rising 3.3-V Line-Transient Response, Falling 3.3-V Output 50 mV/div 3.3-V Output 50 mV/div VIN, 10 to 16 V 2 V/div VIN, 16 to 10 V 2 V/div 20 mS/div ILOAD = 2 A 20 mS/div ILOAD = 2 A www.vishay.com 6 Document Number: 70190 S-40805—Rev. F, 26-Apr-04 Si9130 Vishay Siliconix PIN CONFIGURATION AND DESCRIPTION CS3 SS3 ON3 NC NC NC 3.6ADJ 3.45ADJ GND REF SYNC SHDN ON5 SS5 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Top View 28 27 26 25 24 23 22 21 20 19 18 17 16 15 FB3 DH3 LX3 BST3 DL3 V+ VL FB5 PGND DL5 BST5 LX5 DH5 CS5 Ordering Information Standard Part Number Si9130CG Si9130CG-T1 Si9130LG Si9130LG-T1 Si9130LG-T1—E3 Si9130CG-T1—E3 Lead (Pb)-Free Part Number Temperature Range 0 to 70_C to 70 VOUT SSOP-28 5 V and 3.3 V 3.3 3.45 V or 3.6 V −10 to 90_C Demo Board Si9130DB Temperature Range 0 to 70_C Board Type Surface Mount Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Symbol CS3 SS3 ON3 NC NC NC 3.6ADJ 3.45ADJ GND REF SYNC SHDN ON5 SS5 CS5 DH5 LX5 BST5 DL5 PGND FB5 VL V+ DL3 BST3 LX3 DH3 FB3 Description Current-sense input for 3.3-V Buck controller—this pins over current threshold is 100 mV with respect to FB3. Soft-start input for 3.3 V. Connect capacitor from SS3 to GND. ON/OFF logic input disables the 3.3-V Buck controller. Connect directly to VL for automatic turn-on. Not internally connected. Not internally connected. Not internally connected. Control input to select 3.6-V output. See Voltage Selection Table for input and output combinations. Control input to select 3.45-V output. See Voltage Selection Table for input and output combinations. Analog ground. 3.3-V reference output. Supplies external loads up to 5 mA. Oscillator control/synchronization input. Connect capacitor to GND, 1-mF/mA output or 0.22 mF minimum. For external clock synchronization, a rising edge starts a new cycle to start. To use internal 200-kHz oscillator, connect to VL or GND. For 300-kHz oscillator, connect to REF. Shutdown logic input, active low. Connect to VL for automatic turn-on. The 5-V VL supply will not be disabled in shutdown allowing connection to SHDN. ON/OFF logic input disables the 5-V Buck Controller. Connect to VL for automatic turn-on. Soft-start control input for 5-V Buck controller. Connect capacitor from SS5 to GND. Current-sense input for 5-V Buck controller—this pins over current threshold is 100 mV referenced to FB3. Gate-drive output for the 5-V supply high-side n-channel MOSFET. Inductor connection for the 5-V supply. Boost capacitor connection for the 5-V supply. Gate-drive output for the 5-V supply rectifying n-channel MOSFET. Power Ground. Feedback input for the 5-V Buck controller. 5-V logic supply voltage for internal circuitry—able to source 5-mA external loads. VL remains on with valid voltage at V+. Supply voltage input. Gate-drive output for the 3.3-V supply rectifying n-channel MOSFET. Boost capacitor connection for the 3.3-V supply. Inductor connection for the 3.3-V supply. Gate-drive output for the 3.3-V supply high-side n-channel MOSFET. Feedback input for the 3.3-V Buck controller. www.vishay.com Document Number: 70190 S-40805—Rev. F, 26-Apr-04 7 Si9130 Vishay Siliconix Voltage Selection Table Input 3.45ADJ OPEN GND OPEN Output 3.6ADJ OPEN OPEN GND FB3 3.3 V 3.45 V 3.6 V DESCRIPTION OF OPERATION The Si9130 is a dual step-down converter, which takes a 5.5-V to 30-V input and supplies power via two PWM controllers (see Figure 1). These 5-V and 3.3-V supplies run on an optional 300-kHz or 200-kHz internal oscillator, or an external sync signal. Amount of output current is limited by external components, but can deliver greater than 6 A on either supply. As well as these two main Buck controllers, additional loads can be driven from two micropower linear regulators, one 5 V (VL) and the other 3.3 V (REF)—see Figure 2. These supplies are each rated to deliver 5 mA. If the linear regulator circuits fall out of regulation, both Buck controllers are shut down. INPUT 5.5 V to 30 V C1 22 mF D2A 1N4148 C5 0.1 mF N1 R1 25 mW +3.3 V at 3 A C7 150 mF C12 150 mF D1 D1FS4 N3 24 1 (Note 1) C9 0.01 mF +3.3 V ON/OFF +5 V ON/OFF SHUTDOWN OSC SYNC 28 2 3 13 12 11 9 10 19 15 21 14 (Note 1) C8 0.01 mF 3.45-V Voltage Adjust N3 D1 D1FS4 L1 10 mH 23 25 27 26 V+ BST3 DH3 LX3 100 W 0.1 mF D2B 1N4148 VL BST5 DH5 LX5 22 18 16 17 C4 0.1 mF N2 L2 10 mH R2 25 mW +5 V at 3 A 4.7 mF C10 22 mF +5 V at 5 mA 3.3-V PWM Voltage Selection (Pins 3.45ADJ, 3.6ADJ) The voltage at this output can be selected to 3.3 V, 3.45 V or 3.6 V, depending on the configuration of pins 3.45ADJ and 3.6ADJ. Leaving both pins open results in 3.3V nominal output. Grounding pin 3.45ADJ while leaving 3.6ADJ open delivers 3.45-V nominal output. Grounding 3.6 ADJ while leaving 3.45ADJ open sets a 3.6-V nominal output. Si9130 DL3 CS3 FB3 SS3 ON3 ON5 SHDN SYNC GND REF DL5 CS5 FB5 SS5 C6 330 mF 3.45ADJ 3.6ADJ 8 7 3.6-V Voltage Adjust PGND 20 +3.3 V at 5 mA Note 1: Use short, Kelvin-connected PC board traces placed very close to one another. C3 1 mF FIGURE 1. Si9130 Application Circuit www.vishay.com Document Number: 70190 S-40805—Rev. F, 26-Apr-04 8 Si9130 Vishay Siliconix 3.3-V Switching Supply The 3.3-V supply is regulated by a current-mode PWM controller in conjunction with several externals: two n-channel MOSFETs, a rectifier, an inductor and output capacitors (see Figure 1). The gate drive supplied by DH3 needs to be greater than VL , so it is provided by the bootstrap circuit consisting of a 100-nF capacitor and diode connected to BST3. A low-side switching MOSFET connected to DL3 increases efficiency by reducing the voltage across the rectifier diode. A low value sense resistor in series with the inductor sets the maximum current limit, to disallow current overloads at power-on or in short-circuit situations. The soft-start feature on the Si9130 is capacitor programmable; pin SS3 functions as a constant current source to the external capacitor connected to GND. Excess currents at power-on are avoided, and power-supplies can be sequenced with different turn-on delay times by selecting the correct capacitor value. 5-V Switching Supply The 5-V supply is regulated by a current-mode PWM controller which is nearly the same as the 3.3-V output. The dropout voltage across the 5-V supply, as shown in the schematic in Figure 1, is 400 mV (typ) at 2 A. If the voltage at V+ falls, nearing 5 V, the 5-V supply will lower as well, until the VL linear regulator output falls below the 4-V undervoltage lockout threshold. Below this threshold, the 5-V controller is shut off. The frequency of both PWM controllers is set at 300 kHz when the SYNC pin is tied to REF. Connecting SYNC to either GND or VL sets the frequency at 200 kHz. V+ VL 3.45ADJ 3.6ADJ REF SHDN +5-V LDO Linear Regulator FB3 CS3 3.3-V PWM Controller (See Figure 3) ON BST3 DH3 LX3 DL3 4.5 V SS3 +3.3-V Reference ON 4V PGND ON3 FB5 2.8 V SYNC 300 kHz/200 kHz ON Oscillator STANDBY 5-V PWM Controller (See Figure 3) ON CS5 BST5 DH5 LX5 DL5 SS5 ON5 FIGURE 2. Si9130 Block Diagram Document Number: 70190 S-40805—Rev. F, 26-Apr-04 www.vishay.com 9 Si9130 Vishay Siliconix CS_ 1X REF, 3.3 V (or Internal 5-V Reference) 60 kHz LPF FB_ Summing Comparator BST_ Q Level Shift OSC DH_ LX_ R S Slope Comp 25 mV Minimum Current (Pulse-Skipping Mode) VL 4 mA 0 mV to 100 mV 30R ON_ 3.3 V 1R Current Limit ShootThrough Control SS_ Synchronous Rectifier Control R S Q Level Shift VL DL_ PGND FIGURE 3. Si9130 Controller Block Diagram 3.3-V and 5-V Switching Controllers Each PWM controller on the Si9130 is identical with the exception of the preset output voltages. The controllers only share three functional blocks (see Figure 3): the oscillator, the voltage reference (REF) and the 5-V logic supply (VL). The 3.3-V and 5-V controllers are independently enabled with pins ON3 and ON5, respectively. The PWMs are a direct-summing type, without the typical integrating error amplifier along with the phase shift which is a side effect of this type of topology. Feedback compensation is not needed, as long as the output capacitance and its ESR requirements are met, according to the Design Considerations section of this data sheet. www.vishay.com The main PWM comparator is an open loop device which is comprised of three comparators summing four signals: the feedback voltage error signal, current sense signal, slope-compensation ramp and voltage reference as shown in Figure 3. This method of control comes closer to the ideal of maintaining the output voltage on a cycle-by-cycle basis. When the load demands high current levels, the controller is in full PWM mode. Every cycle from the oscillator asserts the output latch and drives the gate of the high-side MOSFET for a period determined by the duty cycle (approximately VOUT/VIN 100%) and the frequency. 10 Document Number: 70190 S-40805—Rev. F, 26-Apr-04 Si9130 Vishay Siliconix The high-side switch turns off, setting the synchronous rectifier latch and 60 ns later, the rectifier MOSFET turns on. The low-side switch stays on until the start of the next clock cycle in continuous mode, or until the inductor current becomes positive again, in discontinuous mode. In over-current situations, where the inductor current is greater than the 100-mV current-limit threshold, the high-side latch is reset and the high-side gate drive is shut off. Shoot-through current is the result when both the high-side and rectifying MOSFETs are turned on at the same time. Break-before-make timing internal to the Si9130 manages this potential problem. During the time when neither MOSFET is on, the Schottky is conducting, so that the body diode in the low-side MOSFET is not forced to conduct. During low-current load requirements, the inductor current will not deliver the 25-mV minimum current threshold. The Minimum Current comparator signals the PWM to enter pulse-skipping mode when the threshold has not been reached. pulse-skipping mode skips pulses to reduce switching losses, the losses which decrease efficiency the most at light load. Entering this mode causes the minimum current comparator to reset the high-side latch at the beginning of each oscillator cycle. Soft-Start Synchronous rectification is always active when the Si9130 is powered-up, regardless of the operational mode. Gate-Driver Boost To slowly bring up the 3.3-V and 5-V supplies, connect capacitors from SS3 and SS5 to GND. Asserting ON3 or ON5 starts a 4-A constant current source to charge these capacitors to 4 V. As the voltage on these pins ramps up, so does the current limit comparator threshold, to increase the duty cycle of the MOSFETs to their maximum level. If ON3 or ON5 are left low, the respective capacitor is discharged to GND. Leaving the SS3 or SS5 pins open will cause either controller to reach the terminal over-current level within 10 ms. The high-side n-channel drive is supplied by a flying-capacitor boost circuit (see Figure 4). The capacitor takes a charge from VL and then is connected from gate to source of the high-side MOSFET to provide gate enhancement. At power-up, the low-side MOSFET pulls LX_ down to GND and charges the BST_ capacitor connected to 5 V. During the second half of the oscillator cycle, the controller drives the gate of the high-side MOSFET by internally connecting node BST_ to DH_. This supplies a voltage 5 V higher than the battery voltage to the gate of the high-side MOSFET. Soft start helps prevent current spikes at turn-on and allows separate supplies to be delayed using external programmability. Synchronous Rectifiers Oscillations on the gates of the high-side MOSFET in discontinuous mode are a natural occurrence caused by the LC network formed by the inductor and stray capacitance at the LX_ pins. The negative side of the BST_ capacitor is connected to the LX_ node, so ringing at the inductor is translated through to the gate drive. BATTERY INPUT Synchronous rectification replaces the Schottky rectifier with a MOSFET, which can be controlled to increase the efficiency of the circuit. VL VL BST_ When the high-side MOSFET is switched off, the inductor will try to maintain its current flow, inverting the inductor’s polarity. The path of current then becomes the circuit made of the Schottky diode, inductor and load, which will charge the output capacitor. The diode has a 0.5-V forward voltage drop, which contributes a significant amount of power loss, decreasing efficiency. A low-side switch is placed in parallel with the Schottky diode and is turned on just after the diode begins to conduct. Because the rDS(ON) of the MOSFET is low, the I*R voltage drop will not be as large as the diode, which increases efficiency. Level Translator PWM DH_ LX_ VL DL_ The low-side rectifier is shut off when the inductor current drops to zero. Document Number: 70190 S-40805—Rev. F, 26-Apr-04 FIGURE 4. Boost Supply for Gate Drivers www.vishay.com 11 Si9130 Vishay Siliconix OPERATIONAL MODES PWM Mode The SYNC pin can be driven with an external CMOS level signal with frequency from 240 kHz and 350 kHz to synchronize to the internal oscillator. Tying SYNC to either VL or GND sets the frequency to 200 kHz and to REF sets the frequency to 300 kHz. The 3.3-V and 5-V Buck controllers operate in continuous-current PWM mode when the load demands more than approximately 25% of the maximum current (see typical curves). The duty cycle can be approximated as Duty_Cycle = VOUT/VIN. In this mode, the inductor current is continuous; in the first half of the cycle, the current slopes up when the high-side MOSFET conducts and then, in the second half, slopes back down when the inductor is providing energy to the output capacitor and load. As current enters the inductor in the first half-cycle, it is also continuing through to the load; hence, the load is receiving continuous current from the inductor. By using this method, output ripple is minimized and smaller form-factor inductors can be used. The output capacitor’s ESR has the largest effect on output ripple. It is typically under 50mV; the worst case condition is under light load with higher input battery voltage. Pulse-Skipping Mode Operation at 300 kHz is typically used to minimize output passive component sizes. Slower switching speeds of 200 kHz may be needed for lower input voltages. Internal VL and REF A 5-V linear regulator supplies power to the internal logic circuitry. The regulator is available for external use from pin VL , able to source 5 mA. A 4.7-mF capacitor should be connected between VL and GND. To increase efficiency, when the 5-V switching supply has voltage greater than 4.5 V, VL is internally switched over to the output of the 5-V switching supply and the linear regulator is turned off. When the load requires less than 25% of its maximum, the Si9130 enters a mode which drives the gate for one clock cycle and skips the majority of the remaining cycles. Pulse-skipping mode cuts down on the switching losses, the dominant power consumer at low current levels. In the region between pulse-skipping mode and PWM mode, the controller may transition between the two modes, delivering spurts of pulses. This may cause the current waveform to look irregular, but will not overly affect the ripple voltage. Even in this transitioning mode efficiency will stay high. Current Limit The 5-V linear regulator provides power to the internal 3.3-V bandgap reference (REF). The 3.3-V reference can supply 5 mA to an external load, connected to pin REF. Between REF and GND connect a capacitor, 0.22 mF plus 1 mF per mA of load current. The switching outputs will vary with the reference; therefore, placing a load on the REF pin will cause the main outputs to decrease slightly, within the specified regulation tolerance. VL and REF supplies stay on as long as V+ is greater than 4.5 V, even if the switching supplies are not enabled. This feature is necessary when using the micropower regulators to keep memory alive during shutdown. The current through an external resistor, is constantly monitored to protect against over-current. A low value resistor is placed in series with the inductor. The voltage across it is measured by connecting it between CS_ and FB_. If this voltage is larger than 100 mV, the high-side MOSFET drive is shut down. Eliminating over-currents protects the MOSFET, the load and the power source. Typical values for the sense resistors with a 3-A load will be 25 mW. Oscillator and SYNC Both linear regulators can be connected to their respective switching supply outputs. For example, REF would be tied to the output of the 3.3 V and VL to 5 V. This will keep the main supplies up in standby mode, provided that each load current in shutdown is not larger than 5 mA. Fault Protection There are two ways to set the Si9130 oscillator frequency: by using an external SYNC signal, or using the internal oscillator. www.vishay.com The 3.3-V and 5-V switching controllers are shut down when one of the linear regulators drops below 85% of its nominal value; that is, shut down will occur when VL < 4.0 V or REF < 2.8 V. Document Number: 70190 S-40805—Rev. F, 26-Apr-04 12 Si9130 Vishay Siliconix DESIGN CONSIDERATIONS Inductor Design CF u and, VOUT RCS VREF CF = Output filter capacitance (F) VREF = Reference voltage, 3.3 V; VOUT = Output voltage, 3.3 V or 5 V; RCS = Sense resistor (W); GBWP = Gain-bandwidth product, 60 kHz; ESRCF = Output filter capacitor ESR (W). VREF VOUT RCS (2)(p)(GPWP) Three specifications are required for inductor design: inductance (L), peak inductor current (ILPEAK), and coil resistance (RL). The equation for computing inductance is: ESRCF t L+ V OUT VIN(MAX)–VOUT VIN(MAX) (f) IOUT (LIR) VOUT = Output voltage (3.3 V or 5 V); VIN(MAX) = Maximum input voltage (V); f = Switching frequency, normally 300 kHz; IOUT = Maximum dc load current (A); LIR = Ratio of inductor pea-to-peak ac current to average dc load current, typically 0.3. Where: Where: Both minimum capacitance and maximum ESR requirements must be met. In order to get the low ESR, a capacitance value two to three times greater than the required minimum may be necessary. The equation for output ripple in continuous current mode is: When LIR is higher, smaller inductance values are acceptable, at the expense of increased ripple and higher losses. VOUT(RPL) + ILPP(MAX) ESRCF ) (2 1 f CF) The peak inductor current (ILPEAK) is equal to the steady-state load current (IOUT) plus one half of the peak-to-peak ac current (ILPP). Typically, a designer will select the ac inductor current to be 30% of the steady-state current, which gives ILPEAK equal to 1.15 times IOUT . The equations for capacitive and resistive components of the ripple in pulse-skipping mode are: VOUT(RPL)(C) + (4) 10–4 (L) RCS 2 C F 1 1) Volts VOUT VIN–V OUT The equation for computing peak inductor current is: VOUT(RPL)(R) + (0.02) ESRCF Volts R CS V I LPEAK + I OUT ) OUT V IN(MAX)–V OUT (2)(f)(L) V IN(MAX) The total ripple, VOUT(RPL) , can be approximated as follows: if VOUT(RPL)(R) < 0.5 VOUT(RPL)(C), then VOUT(RPL) = VOUT(RPL)(C), otherwise, VOUT(RPL) = VOUT(RPL)(C) + VOUT(RPL)(R). OUTPUT CAPACITORS Lower Voltage Input The application circuit shown here can be easily modified to work with 5.5-V to 12-V input voltages. Oscillation frequency should be set at 200 kHz and increase the output capacitance to 660 mF on the 5-V output to maintain stable performance up to 2 A of load current. Operation on the 3.3-V supply will not be affected by this reduced input voltage. www.vishay.com The output capacitors determine loop stability and ripple voltage at the output. In order to maintain stability, minimum capacitance and maximum ESR requirements must be met according to the following equations: Document Number: 70190 S-40805—Rev. F, 26-Apr-04 13