SPICE Device Model SiA414DJ Vishay Siliconix Dual N-Channel 8-V (D-S) MOSFET
CHARACTERISTICS
• N-Channel Vertical DMOS • Macro Model (Subcircuit Model) • Level 3 MOS • Apply for both Linear and Switching Application • Accurate over the −55 to 125°C Temperature Range • Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics
DESCRIPTION
The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the −55 to 125°C temperature ranges under the pulsed 0-V to 4.5-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage. A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched Cgd model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.
SUBCIRCUIT MODEL SCHEMATIC
This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits. Document Number: 69167 S-71632Rev. A, 06-Aug-07 www.vishay.com 1
SPICE Device Model SiA414DJ Vishay Siliconix
SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED) Parameter Static
Gate Threshold Voltage On-State Drain Current
a
Symbol
Test Condition
Simulated Data
0.57 423 0.009 0.011 0.013 49 0.84
Measured Data
Unit
VGS(th) ID(on)
VDS = VGS, ID = 250 µA VDS ≤ 5 V, VGS = 4.5 V VGS = 4.5 V, ID = 9.7 A
V A 0.009 0.011 0.013 50 0.80 S V Ω
Drain-Source On-State Resistancea
rDS(on)
VGS = 2.5 V, ID = 9 A VGS = 1.8 V, ID = 8.1 A
Forward Transconductancea Forward Voltage
a
gfs VSD
VDS = 6 V, ID = 9.7A IS = 10 A
Dynamicb
Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge Ciss Coss Crss Qg Qgs Qgd VDS = 4 V, VGS = 5 V, ID = 10 A VDS = 4 V, VGS = 0 V, f = 1 MHz 1872 608 447 17 16 VDS = 4 V, VGS = 4.5 V, ID = 10 A 2.5 6.5 1800 650 450 21 19 2.5 6.5 nC pF
Notes a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2%. b. Guaranteed by design, not subject to production testing.
www.vishay.com 2
Document Number: 69167 S-71632Rev. A, 06-Aug-07
SPICE Device Model SiA414DJ Vishay Siliconix
COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)
Document Number: 69167 S-71632Rev. A, 06-Aug-07
www.vishay.com 3
很抱歉,暂时无法提供与“SIA414DJ”相匹配的价格&库存,您可以联系我们找货
免费人工找货