WS74HC245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
D D D
Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max ICC
D D D
Typical tpd = 12 ns ±6-mA Output Drive at 5 V Low Input Current of 1 µA Max
N, NS, PACKAGE (TOP VIEW)
DIR A1 A2 A3 A4 A5 A6 A7 A8 Vss
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VDD OE B1 B2 B3 B4 B5 B6 B7 B8
description/ordering information
These octal bus transceivers are designed for asynchronous bi-direction communication between data buses. The control-function implementation minimizes external timing requirements. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. ORDERING INFORMATION
TA –40°C to 85°C PDIP – N SOP – NS PACKAGE† Tube of 20 Reel of 2000 ORDERABLE PART NUMBER WS74HC245N WS74HC245NSR TOP-SIDE MARKING WS74HC245N HC245
HC245
1
WS74HC245
FUNCTION TABLE INPUTS OE L L H DIR L H X OPERATION B data to A bus A data to B bus Isolation
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
logic diagram (positive logic)
DIR 1 19
OE
A1
2
18
B1
To Seven Other Channels
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V Input clamp current, IIK (VI < 0 or VI > VDD) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Output clamp current, IOK (VO < 0 or VO > VDD) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA Continuous output current, IO (VO = 0 to VDD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±35 mA Continuous current through VDD or Vss . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±70 mA Package thermal impedance, θJA (see Note 2): N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60°C/W ................................. Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.
2
WS74HC245
recommended operating conditions (see Note 3)
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
WS74HC245 MIN VDD VIH Supply voltage High-level input voltage VDD = 2 V VDD = 4.5 V VDD = 6 V VDD = 2 V VIL VI VO ∆t/∆v Low-level input voltage Input voltage Output voltage Input transition rise/fall time VDD = 2 V VDD = 4.5 V –40 VDD = 4.5 V VDD = 6 V 0 0 2 1.5 3.15 4.2 0.5 1.35 1.8 VDD VDD 1000 500 400 85 NOM 5 MAX 6
UNIT V V
V V V ns °C
VDD = 6 V TA Operating free-air temperature NOTE 3: All unused inputs of the device must be held at VDD or Vss to ensure proper device operation.
DC ELECTRICAL CHARACTERISTICS
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS VC DD 2V IOH = –20 µA VOH VI = VIH or VIL IOH = –6 mA IOH = –7.8 mA IOL = 20 µA VOL VI = VIH or VIL IOL = 6 mA IOL = 7.8 mA II IOZ ICC Ci DIR or OE A or B DIR or OE VI = VDD or 0 VO = VDD or 0 VI = VDD or 0, IO = 0 4.5 V 6V 4.5 V 6V 2V 4.5 V 6V 4.5 V 6V 6V 6V 6V 2 V to 6 V 3 MIN 1.9 4.4 5.9 3.98 5.48 TA = 25°C TYP MAX 1.998 4.499 5.999 4.3 5.8 0.002 0.001 0.001 0.17 0.15 ±0.1 ±0.01 0.1 0.1 0.1 0.26 0.26 ±100 ±0.5 8 10 WS74HC245 MIN 1.9 4.4 5.9 3.84 5.34 0.1 0.1 0.1 0.33 0.33 ±1000 ±5 80 10 nA µA µA pF V V MAX UNIT
AC ELECTRICAL CHARACTERISTICS
3
WS74HC245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) TO (OUTPUT) VDD 2V tpd A or B B or A 4.5 V 6V 2V ten OE A or B 4.5 V 6V 2V tdis OE A or B 4.5 V 6V 2V tt A or B 4.5 V 6V MIN TA = 25°C TYP MAX 40 15 12 125 23 20 74 25 21 20 8 6 105 21 18 230 46 39 200 40 34 60 12 10 WS74HC245 MIN MAX 130 26 22 290 58 49 250 50 43 75 15 13 ns ns ns ns UNIT
switching characteristics over recommended operating free-air temperature range, CL = 150 pF (unless otherwise noted) (see Figure 1)
PARAMETER FROM (INPUT) TO (OUTPUT) VDD 2V tpd A or B B or A 4.5 V 6V 2V ten OE A or B 4.5 V 6V 2V tt A or B 4.5 V 6V TA = 25°C MIN TYP MAX 54 18 15 150 31 25 45 17 13 135 27 23 270 54 46 210 42 36 WS74HC245 MIN MAX 170 34 29 335 67 56 265 53 45 ns ns ns UNIT
operating characteristics, TA = 25°C
PARAMETER Cpd Power dissipation capacitance per transceiver TEST CONDITIONS No load TYP 40 UNIT pF
4
WS74HC245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
PARAMETER MEASUREMENT INFORMATION
VCC PARAMETER Test Point S1 RL ten tPZH tPZL tPHZ tPLZ RL 1 kΩ CL 50 pF or 150 pF 50 pF 50 pF or 150 pF S1 Open Closed Open Closed Open S2 Closed Open Closed Open Open
From Output Under Test CL (see Note A)
S2
tdis
1 kΩ
tpd or tt LOAD CIRCUIT VDD Input 50% tPLH In-Phase Output 50% 10% tPHL Out-of-Phase Output 90% 50% 10% tf 90% tr tPLH 50% 10% 90% tr VOH VOL 50% 0V tPHL 90% VOH 50% 10% V OL tf
––
Output Control (Low-Level Enabling) tPZL Output Waveform 1 (See Note B) tPZH
VDD 50% 50% 0V tPLZ ≈VCC 50% 10% tPHZ 50% 90% VOH ≈0 V ≈VDD VOL
VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES VDD 50% 10% 0 V tf
Input
50% 10%
90%
90%
Output Waveform 2 (See Note B)
tr VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES
VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS
NOTES: A. CL includes probe and test-fixture capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns. D. The outputs are measured one at a time with one input transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. tPLH and tPHL are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
5
WS74HC245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
PIN DESCRIPTION
PIN NO. SYMBOL
1 2, 3, 4, 5, 6, 7, 8, 9 10 18, 17, 16, 15, 14, 13, 12, 11 19 20
PAD DIAGRAM
DIR A1 – A8 VSS B1 – B8 OE VDD
Direction control Data inputs / Outputs Ground (0V) Data inputs / Outputs Output enable input (active Low) Positive power supply
B7
B8
VSS
A8
A7
B6
A6
B5
WS74 HC245
Die Size = 69 mil x 72 mil
Pad size = 90 um x 90 um
B4
A4
A5
B3
A3
B2
B1
OE
VDD
DIR
A1
A2
The Coordinate of Low Left Corner for Each Pad B2 (-741.9, -722.4) A3 ( 651.8, -503.2) B8 (-267.8, 657.6) B1 (-558.3, -747.1) A4 ( 651.8, -124.2) B7 (-466.6, 657.6) OE (-288.0, -747.1) A5 ( 651.8, 74.6) B6 (-741.9, 506.6) VDD(-111.4, -742.5) A6 ( 651.8, 454.0) B5 (-741.9, 236.8) DIR ( 85.8, -747.1) A7 ( 559.5, 657.6) B4 (-741.9, -143.4) A1 ( 262.6, -747.1) A8 ( 179.3, 657.6) B3 (-741.9, -342.2) A2 ( 642.8, -747.1) VSS ( 2.7, 658.6)
6
WS74HC245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
7
WS74HC245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
8