RTL8211E-VB-CG
RTL8211E-VL-CG
RTL8211EG-VB-CG
INTEGRATED 10/100/1000M ETHERNET
TRANSCEIVER
DATASHEET
(CONFIDENTIAL: Development Partners Only)
Rev. 1.6
03 April 2012
Track ID: JATR-3375-16
Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211 Fax: +886-3-577-6047
www.realtek.com
RTL8211E/RTL8211EG
Datasheet
COPYRIGHT
©2012 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document ‘as is’, without warranty of any kind. Realtek may make improvements
and/or changes in this document or in the product described in this document at any time. This document
could include technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are
trademarks/registered trademarks of their respective owners.
LICENSE
This product is covered by one or more of the following patents: US5,307,459, US5,434,872, US5,732,094,
US6,570,884, US6,115,776, and US6,327,625.
USING THIS DOCUMENT
This document is intended for the software engineer’s reference and provides detailed programming
information.
Though every effort has been made to ensure that this document is current and accurate, more information
may have become available subsequent to the production of this guide.
REVISION HISTORY
Revision
1.0
1.1
1.2
1.3
Release Date
2009/08/31
2010/08/13
2010/08/16
2010/12/17
Summary
First release.
Added RTL8211EG-CG product data.
Corrected minor typing errors.
Added RTL8211E-VL-CG model number.
Revised Table 23 BMCR (Basic Mode Control Register, Address 0x00), page 31.
Revised Table 32 GBCR (1000Base-T Control Register, Address 0x09), page 37.
Revised Table 40 INSR (Interrupt Status Register, Address 0x13), page 42.
Revised Table 55 Power Sequence parameter, page 55.
Revised Table 61 MDC/MDIO Management Timing Parameters, page 59.
Added section 10.6.2 MII Transmission Cycle Timing, page 60.
Added section 10.6.3 MII Reception Cycle Timing (RTL8211EG-VB Only), page 60.
Revised Table 64 GMII Timing Parameters, page 62.
Revised ordering numbers (see Table 66 Ordering Information, page 70).
Integrated 10/100/1000M Ethernet Transceiver
ii
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Revision
1.4
Release Date
2011/05/17
1.5
2011/10/28
1.6
2012/04/03
Summary
Revised section 2 Features, page 2.
Revised section 3 System Applications, page 3.
Added section 4 Block Diagram, page 5.
Revised Table 6 Reset, page 11.
Revised Table 10 Power and Ground, page 12.
Added section 7.5 Interrupt, page 15.
Revised section 7.7 Hardware Configuration, page 16.
Revised Figure 7 LED and PHY Address Configuration, page 17.
Revised section 7.9.2 Register Setting, page 18.
Revised section 7.10.4 Management Interface, page 19.
Revised section 7.10.5 Access to Extension Page (ExtPage), page 21.
Added section 7.16 PHY Reset (Hardware Reset), page 29.
Revised Table 23 BMCR (Basic Mode Control Register, Address 0x00), page 31.
Revised Table 37 PHYCR (PHY Specific Control Register, Address 0x10), page 39.
Revised Table 56 Absolute Maximum Ratings, page 56.
Revised Table 57 Recommended Operating Conditions, page 56.
Revised Table 60 DC Characteristics, page 58.
Revised section 10.6.1 MDC/MDIO Timing, page 59.
Revised section 10.6.2 MII Transmission Cycle Timing (RTL8211EG-VB Only), page 60.
Revised Table 66 Ordering Information, page 70.
Revised section 4 Block Diagram, page 5.
Revised Table 35 MAADR (MMD Access Address Data Register, Address 0x0E), page
39.
Revised Table 39 INER (Interrupt Enable Register, Address 0x12), page 41.
Revised Table 55 Power Sequence parameter, page 55.
Revised Table 60 DC Characteristics, page 58.
Revised Table 62 MII Transmission Cycle Timing, page 60.
Revised Table 63 MII Reception Cycle Timing, page 61.
Revised section 10.6.5 RGMII Timing Modes, page 63.
Revised Table 20 Register Mapping and Definitions, page 30.
Added Table 22 ExtPage Register Mapping and Definition, page 31.
Added Table 42 LDPSR (Link Down Power Saving Register, Address 0x1B), page 42.
Added Table 43 EPAGSR (Extension Page Select Register, Address 0x1E), page 42.
Added Table 51 LACR (LED Action Control Register, ExtPage 0x2c, Address 0x1a),
page 45.
Added Table 52 LCR (LED Control Register, ExtPage 0x2c, Address 0x1c), page 45.
Added Table 53 ACCR (Auto-Crossover Control Register, ExtPage 0x2d, Address
0x18)45, page 45.
Revised section 11.4 Mechanical Dimensions Notes (RTL8211EG-VB), page 69.
Integrated 10/100/1000M Ethernet Transceiver
iii
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Table of Contents
1.
GENERAL DESCRIPTION..............................................................................................................................................1
2.
FEATURES.........................................................................................................................................................................2
3.
SYSTEM APPLICATIONS...............................................................................................................................................3
3.1.
3.2.
3.3.
APPLICATION DIAGRAM (RTL8211E-VB)...................................................................................................................3
APPLICATION DIAGRAM (RTL8211EG-VB)................................................................................................................4
APPLICATION DIAGRAM (RTL8211E-VL)...................................................................................................................4
4.
BLOCK DIAGRAM...........................................................................................................................................................5
5.
PIN ASSIGNMENTS .........................................................................................................................................................6
5.1.
5.2.
5.3.
5.4.
6.
PIN DESCRIPTIONS ........................................................................................................................................................8
6.1.
6.2.
6.3.
6.4.
6.5.
6.6.
6.7.
6.8.
6.9.
6.10.
6.11.
7.
RTL8211E-VB/RTL8211E-VL PIN ASSIGNMENTS (48-PIN QFN) .............................................................................6
PACKAGE IDENTIFICATION ...........................................................................................................................................6
RTL8211EG-VB PIN ASSIGNMENTS (64-PIN QFN) ....................................................................................................7
PACKAGE IDENTIFICATION ...........................................................................................................................................7
TRANSCEIVER INTERFACE ............................................................................................................................................8
CLOCK .........................................................................................................................................................................8
RGMII.........................................................................................................................................................................9
GMII (RTL8211EG-VB ONLY) ..................................................................................................................................9
MANAGEMENT INTERFACE.........................................................................................................................................10
RESET ........................................................................................................................................................................11
MODE SELECTION ......................................................................................................................................................11
LED DEFAULT SETTINGS ...........................................................................................................................................11
REGULATOR AND REFERENCE ....................................................................................................................................12
POWER AND GROUND ................................................................................................................................................12
NOT CONNECTED .......................................................................................................................................................12
FUNCTION DESCRIPTION ..........................................................................................................................................13
7.1.
TRANSMITTER ............................................................................................................................................................13
7.1.1. RGMII/GMII (1000Mbps) Mode ..........................................................................................................................13
7.1.2. MII (100Mbps) Mode ...........................................................................................................................................13
7.1.3. MII (10Mbps) Mode .............................................................................................................................................13
7.2.
RECEIVER...................................................................................................................................................................13
7.2.1. RGMII/GMII (1000Mbps) Mode ..........................................................................................................................13
7.2.2. MII (100Mbps) Mode ...........................................................................................................................................13
7.2.3. MII (10Mbps) Mode .............................................................................................................................................14
7.3.
ENERGY EFFICIENT ETHERNET (EEE)........................................................................................................................14
7.4.
WAKE-ON-LAN (WOL)............................................................................................................................................14
7.5.
INTERRUPT .................................................................................................................................................................15
7.6.
MDI INTERFACE ........................................................................................................................................................15
7.7.
HARDWARE CONFIGURATION ....................................................................................................................................16
7.8.
LED AND PHY ADDRESS CONFIGURATION ...............................................................................................................17
7.9.
GREEN ETHERNET (1000/100MBPS MODE ONLY) .....................................................................................................18
7.9.1. Cable Length Power Saving .................................................................................................................................18
7.9.2. Register Setting.....................................................................................................................................................18
7.10.
MAC/PHY INTERFACE ..............................................................................................................................................19
7.10.1.
MII ...................................................................................................................................................................19
Integrated 10/100/1000M Ethernet Transceiver
iv
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.10.2.
GMII ................................................................................................................................................................19
7.10.3.
RGMII..............................................................................................................................................................19
7.10.4.
Management Interface.....................................................................................................................................19
7.10.5.
Access to Extension Page (ExtPage) ...............................................................................................................21
7.10.6.
Access to MDIO Manageable Device (MMD).................................................................................................21
7.11.
AUTO-NEGOTIATION ..................................................................................................................................................22
7.11.1.
Auto-Negotiation Priority Resolution..............................................................................................................24
7.11.2.
Auto-Negotiation Master/Slave Resolution .....................................................................................................25
7.11.3.
Auto-Negotiation PAUSE/ASYMMETRIC PAUSE Resolution........................................................................25
7.12.
CROSSOVER DETECTION AND AUTO-CORRECTION ....................................................................................................26
7.13.
LED CONFIGURATION................................................................................................................................................27
7.14.
POLARITY CORRECTION .............................................................................................................................................28
7.15.
POWER .......................................................................................................................................................................29
7.16.
PHY RESET (HARDWARE RESET) ..............................................................................................................................29
8.
REGISTER DESCRIPTIONS.........................................................................................................................................30
8.1.
REGISTER MAPPING AND DEFINITIONS.......................................................................................................................30
8.2.
MMD REGISTER MAPPING AND DEFINITION..............................................................................................................31
8.3.
EXTPAGE REGISTER MAPPING AND DEFINITION ........................................................................................................31
8.4.
REGISTER TABLE .......................................................................................................................................................31
8.4.1. BMCR (Basic Mode Control Register, Address 0x00) .........................................................................................31
8.4.2. BMSR (Basic Mode Status Register, Address 0x01).............................................................................................33
8.4.3. PHYID1 (PHY Identifier Register 1, Address 0x02) ............................................................................................34
8.4.4. PHYID2 (PHY Identifier Register 2, Address 0x03) ............................................................................................34
8.4.5. ANAR (Auto-Negotiation Advertising Register, Address 0x04) ...........................................................................34
8.4.6. ANLPAR (Auto-Negotiation Link Partner Ability Register, Address 0x05) .........................................................35
8.4.7. ANER (Auto-Negotiation Expansion Register, Address 0x06) .............................................................................36
8.4.8. ANNPTR (Auto-Negotiation Next Page Transmit Register, Address 0x07) .........................................................36
8.4.9. ANNPRR (Auto-Negotiation Next Page Receive Register, Address 0x08) ...........................................................37
8.4.10.
GBCR (1000Base-T Control Register, Address 0x09).....................................................................................37
8.4.11.
GBSR (1000Base-T Status Register, Address 0x0A) .......................................................................................38
8.4.12.
MACR (MMD Access Control Register, Address 0x0D) .................................................................................38
8.4.13.
MAADR (MMD Access Address Data Register, Address 0x0E)......................................................................39
8.4.14.
GBESR (1000Base-T Extended Status Register, Address 0x0F) .....................................................................39
8.4.15.
PHYCR (PHY Specific Control Register, Address 0x10).................................................................................39
8.4.16.
PHYSR (PHY Specific Status Register, Address 0x11)....................................................................................40
8.4.17.
INER (Interrupt Enable Register, Address 0x12) ............................................................................................41
8.4.18.
INSR (Interrupt Status Register, Address 0x13) ..............................................................................................42
8.4.19.
RXERC (Receive Error Counter, Address 0x18) .............................................................................................42
8.4.20.
LDPSR (Link Down Power Saving Register, Address 0x1B) ..........................................................................42
8.4.21.
EPAGSR (Extension Page Select Register, Address 0x1E) .............................................................................42
8.4.22.
PAGSEL (Page Select Register, Address 0x1F) ..............................................................................................43
8.4.23.
PC1R (PCS Control 1 Register, MMD Device 3, Address 0x00) ....................................................................43
8.4.24.
PS1R (PCS Status1 Register, MMD Device 3, Address 0x01) ........................................................................43
8.4.25.
EEECR (EEE Capability Register, MMD Device 3, Address 0x14)................................................................44
8.4.26.
EEEWER (EEE Wake Error Register, MMD Device 3, Address 0x16) ..........................................................44
8.4.27.
EEEAR (EEE Advertisement Register, MMD Device 7, Address 0x3c) ..........................................................44
8.4.28.
EEELPAR (EEE Link Partner Ability Register, MMD Device 7, Address 0x3d) ............................................44
8.4.29.
LACR (LED Action Control Register, ExtPage 0x2c, Address 0x1a)..............................................................45
8.4.30.
LCR (LED Control Register, ExtPage 0x2c, Address 0x1c)............................................................................45
8.4.31.
ACCR (Auto-Crossover Control Register, ExtPage 0x2d, Address 0x18).......................................................45
9.
SWITCHING REGULATOR..........................................................................................................................................46
9.1.
PCB LAYOUT .............................................................................................................................................................46
Integrated 10/100/1000M Ethernet Transceiver
v
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
9.2.
9.3.
9.4.
9.5.
10.
INDUCTOR AND CAPACITOR PARTS LIST ....................................................................................................................47
MEASUREMENT CRITERIA ..........................................................................................................................................48
EFFICIENCY MEASUREMENT ......................................................................................................................................54
POWER SEQUENCE .....................................................................................................................................................55
CHARACTERISTICS.................................................................................................................................................56
10.1.
ABSOLUTE MAXIMUM RATINGS.................................................................................................................................56
10.2.
RECOMMENDED OPERATING CONDITIONS .................................................................................................................56
10.3.
CRYSTAL REQUIREMENTS ..........................................................................................................................................57
10.4.
OSCILLATOR/EXTERNAL CLOCK REQUIREMENTS ......................................................................................................57
10.5.
DC CHARACTERISTICS ...............................................................................................................................................58
10.6.
AC CHARACTERISTICS ...............................................................................................................................................59
10.6.1.
MDC/MDIO Timing ........................................................................................................................................59
10.6.2.
MII Transmission Cycle Timing (RTL8211EG-VB Only)................................................................................60
10.6.3.
MII Reception Cycle Timing (RTL8211EG-VB Only) .....................................................................................61
10.6.4.
GMII Timing Modes (RTL8211EG-VB Only)..................................................................................................62
10.6.5.
RGMII Timing Modes......................................................................................................................................63
11.
11.1.
11.2.
11.3.
11.4.
12.
MECHANICAL DIMENSIONS.................................................................................................................................66
RTL8211E-VB/RTL8211E-VL MECHANICAL DIMENSIONS (48-PIN QFN)..............................................................66
MECHANICAL DIMENSIONS NOTES (RTL8211E-VB/RTL8211E-VL) ......................................................................67
RTL8211EG-VB MECHANICAL DIMENSIONS (64-PIN QFN) ....................................................................................68
MECHANICAL DIMENSIONS NOTES (RTL8211EG-VB) .............................................................................................69
ORDERING INFORMATION...................................................................................................................................70
Integrated 10/100/1000M Ethernet Transceiver
vi
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
List of Tables
TABLE 1. TRANSCEIVER INTERFACE ..............................................................................................................................................8
TABLE 2. CLOCK............................................................................................................................................................................8
TABLE 3. RGMII ...........................................................................................................................................................................9
TABLE 4. GMII (RTL8211EG-VB ONLY) ....................................................................................................................................9
TABLE 5. MANAGEMENT INTERFACE ...........................................................................................................................................10
TABLE 6. RESET...........................................................................................................................................................................11
TABLE 7. MODE SELECTION ........................................................................................................................................................11
TABLE 8. LED DEFAULT SETTINGS .............................................................................................................................................11
TABLE 9. REGULATOR AND REFERENCE ......................................................................................................................................12
TABLE 10. POWER AND GROUND ..................................................................................................................................................12
TABLE 11. NOT CONNECTED .........................................................................................................................................................12
TABLE 12. CONFIG PINS VS. CONFIGURATION REGISTER ............................................................................................................16
TABLE 13. CONFIGURATION REGISTER DEFINITION ......................................................................................................................16
TABLE 14. MANAGEMENT FRAME FORMAT ..................................................................................................................................20
TABLE 15. MANAGEMENT FRAME DESCRIPTION ...........................................................................................................................20
TABLE 16. 1000BASE-T BASE AND NEXT PAGE BIT ASSIGNMENTS ..............................................................................................22
TABLE 17. LED DEFAULT DEFINITIONS ........................................................................................................................................27
TABLE 18. LED REGISTER TABLE .................................................................................................................................................27
TABLE 19. LED CONFIGURATION TABLE ......................................................................................................................................28
TABLE 20. REGISTER MAPPING AND DEFINITIONS ........................................................................................................................30
TABLE 21. MMD REGISTER MAPPING AND DEFINITION ...............................................................................................................31
TABLE 22. EXTPAGE REGISTER MAPPING AND DEFINITION ..........................................................................................................31
TABLE 23. BMCR (BASIC MODE CONTROL REGISTER, ADDRESS 0X00) ......................................................................................31
TABLE 24. BMSR (BASIC MODE STATUS REGISTER, ADDRESS 0X01)..........................................................................................33
TABLE 25. PHYID1 (PHY IDENTIFIER REGISTER 1, ADDRESS 0X02) ...........................................................................................34
TABLE 26. PHYID2 (PHY IDENTIFIER REGISTER 2, ADDRESS 0X03) ...........................................................................................34
TABLE 27. ANAR (AUTO-NEGOTIATION ADVERTISING REGISTER, ADDRESS 0X04)....................................................................34
TABLE 28. ANLPAR (AUTO-NEGOTIATION LINK PARTNER ABILITY REGISTER, ADDRESS 0X05) ...............................................35
TABLE 29. ANER (AUTO-NEGOTIATION EXPANSION REGISTER, ADDRESS 0X06)........................................................................36
TABLE 30. ANNPTR (AUTO-NEGOTIATION NEXT PAGE TRANSMIT REGISTER, ADDRESS 0X07).................................................36
TABLE 31. ANNPRR (AUTO-NEGOTIATION NEXT PAGE RECEIVE REGISTER, ADDRESS 0X08) ...................................................37
TABLE 32. GBCR (1000BASE-T CONTROL REGISTER, ADDRESS 0X09) .......................................................................................37
TABLE 33. GBSR (1000BASE-T STATUS REGISTER, ADDRESS 0X0A)..........................................................................................38
TABLE 34. MACR (MMD ACCESS CONTROL REGISTER, ADDRESS 0X0D) ..................................................................................38
TABLE 35. MAADR (MMD ACCESS ADDRESS DATA REGISTER, ADDRESS 0X0E) ......................................................................39
TABLE 36. GBESR (1000BASE-T EXTENDED STATUS REGISTER, ADDRESS 0X0F)......................................................................39
TABLE 37. PHYCR (PHY SPECIFIC CONTROL REGISTER, ADDRESS 0X10) ..................................................................................39
TABLE 38. PHYSR (PHY SPECIFIC STATUS REGISTER, ADDRESS 0X11)......................................................................................40
TABLE 39. INER (INTERRUPT ENABLE REGISTER, ADDRESS 0X12)..............................................................................................41
TABLE 40. INSR (INTERRUPT STATUS REGISTER, ADDRESS 0X13)...............................................................................................42
TABLE 41. RXERC (RECEIVE ERROR COUNTER, ADDRESS 0X18)................................................................................................42
TABLE 42. LDPSR (LINK DOWN POWER SAVING REGISTER, ADDRESS 0X1B).............................................................................42
TABLE 43. EPAGSR (EXTENSION PAGE SELECT REGISTER, ADDRESS 0X1E) ..............................................................................42
TABLE 44. PAGSEL (PAGE SELECT REGISTER, ADDRESS 0X1F)..................................................................................................43
TABLE 45. PC1R (PCS CONTROL 1 REGISTER, MMD DEVICE 3, ADDRESS 0X00)........................................................................43
TABLE 46. PS1R (PCS STATUS 1 REGISTER, MMD DEVICE 3, ADDRESS 0X01) ...........................................................................43
TABLE 47. EEECR (EEE CAPABILITY REGISTER, MMD DEVICE 3, ADDRESS 0X14) ...................................................................44
TABLE 48. EEEWER (EEE WAKE ERROR REGISTER, MMD DEVICE 3, ADDRESS 0X16).............................................................44
TABLE 49. EEEAR (EEE ADVERTISEMENT REGISTER, MMD DEVICE 7, ADDRESS 0X3C) ...........................................................44
TABLE 50. EEELPAR (EEE LINK PARTNER ABILITY REGISTER, MMD DEVICE 7, ADDRESS 0X3D)............................................44
TABLE 51. LACR (LED ACTION CONTROL REGISTER, EXTPAGE 0X2C, ADDRESS 0X1A) ............................................................45
Integrated 10/100/1000M Ethernet Transceiver
vii
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
TABLE 52. LCR (LED CONTROL REGISTER, EXTPAGE 0X2C, ADDRESS 0X1C) ............................................................................45
TABLE 53. ACCR (AUTO-CROSSOVER CONTROL REGISTER, EXTPAGE 0X2D, ADDRESS 0X18) ...................................................45
TABLE 54. INDUCTOR AND CAPACITOR PARTS LIST ......................................................................................................................47
TABLE 55. POWER SEQUENCE PARAMETER ...................................................................................................................................55
TABLE 56. ABSOLUTE MAXIMUM RATINGS ..................................................................................................................................56
TABLE 57. RECOMMENDED OPERATING CONDITIONS ...................................................................................................................56
TABLE 58. CRYSTAL REQUIREMENTS ............................................................................................................................................57
TABLE 59. OSCILLATOR/EXTERNAL CLOCK REQUIREMENTS ........................................................................................................57
TABLE 60. DC CHARACTERISTICS .................................................................................................................................................58
TABLE 61. MDC/MDIO MANAGEMENT TIMING PARAMETERS ....................................................................................................59
TABLE 62. MII TRANSMISSION CYCLE TIMING .............................................................................................................................60
TABLE 63. MII RECEPTION CYCLE TIMING ...................................................................................................................................61
TABLE 64. GMII TIMING PARAMETERS ........................................................................................................................................62
TABLE 65. RGMII TIMING PARAMETERS ......................................................................................................................................65
TABLE 66. ORDERING INFORMATION ............................................................................................................................................70
Integrated 10/100/1000M Ethernet Transceiver
viii
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
List of Figures
FIGURE 1. APPLICATION DIAGRAM (RTL8211E-VB)....................................................................................................................3
FIGURE 2. APPLICATION DIAGRAM (RTL8211EG-VB).................................................................................................................4
FIGURE 3. APPLICATION DIAGRAM (RTL8211EG-VL).................................................................................................................4
FIGURE 4. BLOCK DIAGRAM ..........................................................................................................................................................5
FIGURE 5. RTL8211E-VB/RTL8211E-VL PIN ASSIGNMENTS (48-PIN QFN) ..............................................................................6
FIGURE 6. RTL8211EG-VB PIN ASSIGNMENTS (64-PIN QFN) .....................................................................................................7
FIGURE 7. LED AND PHY ADDRESS CONFIGURATION ................................................................................................................17
FIGURE 8. MDC/MDIO READ TIMING ........................................................................................................................................20
FIGURE 9. MDC/MDIO WRITE TIMING.......................................................................................................................................21
FIGURE 10. PHY RESET TIMING....................................................................................................................................................29
FIGURE 11. SWITCHING REGULATOR.............................................................................................................................................46
FIGURE 12. INPUT VOLTAGE OVERSHOOT 4V (BAD) ..................................................................................................................48
FIGURE 14. CERAMIC 10µF 0603 (X5R) (GOOD) ..........................................................................................................................49
FIGURE 15. L=GLK2510P-2R2M, C=CERAMIC 4.7µF 0805 X5R TDK (RIPPLE 12.4MV) ...........................................................49
FIGURE 16. L=GLK2510P-2R2M, C=CERAMIC 10µF 0603 X5R YAGEO (RIPPLE 13.2MV) ......................................................50
FIGURE 17. L=GLK2510P-4R7M, C=CERAMIC 4.7µF 0805 X5R TDK (RIPPLE 12MV) ..............................................................50
FIGURE 18. L=GLK2510P-4R7M, C=CERAMIC 10µF 0603 X5R YAGEO (RIPPLE 11.2MV) ......................................................51
FIGURE 19. L=GTSD32P-2R2M, C=CERAMIC 4.7µF 0805 X5R TDK (RIPPLE 9.2MV)...............................................................51
FIGURE 20. CERAMIC 10µF (Y5V) (BAD)......................................................................................................................................52
FIGURE 21. ELECTROLYTIC 100µF (RIPPLE TOO HIGH).................................................................................................................52
FIGURE 22. GTSD32P-2R2M (GOOD)..........................................................................................................................................53
FIGURE 23. 1µH BEAD (BAD)........................................................................................................................................................53
FIGURE 24. SWITCHING REGULATOR EFFICIENCY MEASUREMENT CHECKPOINT ..........................................................................54
FIGURE 25. POWER SEQUENCE ......................................................................................................................................................55
FIGURE 26. MDC/MDIO SETUP, HOLD TIME, AND VALID FROM MDC RISING EDGE TIME DEFINITIONS ....................................59
FIGURE 27. MDC/MDIO MANAGEMENT TIMING PARAMETERS ...................................................................................................59
FIGURE 28. MII INTERFACE SETUP/HOLD TIME DEFINITIONS .......................................................................................................60
FIGURE 29. MII TRANSMISSION CYCLE TIMING ............................................................................................................................60
FIGURE 30. MII RECEPTION CYCLE TIMING ..................................................................................................................................61
FIGURE 31. GMII TIMING .............................................................................................................................................................62
FIGURE 32. RGMII TIMING MODES (FOR TXC) ...........................................................................................................................63
FIGURE 33. RGMII TIMING MODES (FOR RXC) ...........................................................................................................................64
Integrated 10/100/1000M Ethernet Transceiver
ix
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
1. General Description
The Realtek RTL8211E-VB-CG/RTL8211E-VL-CG/RTL8211EG-VB-CG are highly integrated Ethernet
transceivers that comply with 10Base-T, 100Base-TX, and 1000Base-T IEEE 802.3 standards. They
provide all the necessary physical layer functions to transmit and receive Ethernet packets over CAT.5 UTP
cable.
The RTL8211E-VB(VL)/RTL8211EG-VB uses state-of-the-art DSP technology and an Analog Front End
(AFE) to enable high-speed data transmission and reception over UTP cable. Functions such as Crossover
Detection & Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo
cancellation,
timing
recovery,
and
error
correction
are
implemented
in
the
RTL8211E-VB(VL)/RTL8211EG-VB to provide robust transmission and reception capabilities at
10Mbps, 100Mbps, or 1000Mbps.
Data transfer between MAC and PHY is via the Reduced Gigabit Media Independent Interface (RGMII) or
Gigabit Media Independent Interface (GMII) for 1000Base-T, 10Base-T, and 100Base-TX. The
RTL8211E-VB and RTL8211EG-VB support 3.3V or 2.5V signaling for RGMII/GMII. The
RTL8211E-VL supports 1.5/1.8V signaling for RGMII.
Integrated 10/100/1000M Ethernet Transceiver
1
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
2. Features
Supports 3.3V or 2.5V signaling for
RGMII/GMII (RTL8211E-VB,
RTL8211EG-VB)
10Base-T IEEE 802.3 Compliant
Supports RGMII (RTL8211E-VB,
RTL8211E-VL, RTL8211EG-VB)
Supports 1.5V and 1.8V signaling for RGMII
(RTL8211E-VL)
Supports 25/50MHz external crystal or OSC
Supports GMII (RTL8211EG-VB)
Provides 125MHz clock source for MAC
Supports IEEE 802.3az-2010 (Energy
Efficient Ethernet)
Provides 3 network status LEDs
Built-in Wake-on-LAN (WOL)
Supports Link Down power saving
Supports Interrupt function
Green Ethernet (1000/100Mbps mode only)
Supports Parallel Detection
Built-in switching regulator
Crossover Detection & Auto-Correction
Packages
Automatic polarity correction
Supports PHYRSTB core power Turn-Off
Baseline Wander Correction
Supports 120m for CAT.5 cable in
1000Base-T
1000Base-T IEEE 802.3ab Compliant
100Base-TX IEEE 802.3u Compliant
Integrated 10/100/1000M Ethernet Transceiver
2
48-pin QFN (RTL8211E-VB,
RTL8211E-VL)
64-pin QFN (RTL8211EG-VB)
0.11µm process with very low power
consumption
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
3. System Applications
DTV (Digital TV)
MAU (Media Access Unit)
CNR (Communication and Network Riser)
Game Console
Printer and Office Machine
DVD Player and Recorder
Ethernet Hub
Ethernet Switch
In addition, can be used in any embedded system with an Ethernet MAC that needs a UTP physical
connection.
3.1. Application Diagram (RTL8211E-VB)
Figure 1. Application Diagram (RTL8211E-VB)
Integrated 10/100/1000M Ethernet Transceiver
3
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
3.2. Application Diagram (RTL8211EG-VB)
Figure 2. Application Diagram (RTL8211EG-VB)
3.3. Application Diagram (RTL8211E-VL)
Figure 3. Application Diagram (RTL8211EG-VL)
Integrated 10/100/1000M Ethernet Transceiver
4
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
4. Block Diagram
Figure 4. Block Diagram
Integrated 10/100/1000M Ethernet Transceiver
5
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
5. Pin Assignments
5.1. RTL8211E-VB/RTL8211E-VL Pin Assignments
(48-Pin QFN)
Figure 5. RTL8211E-VB/RTL8211E-VL Pin Assignments (48-Pin QFN)
5.2. Package Identification
Green package is indicated by the ‘G’ in GXXXV (Figure 5). The version is shown in the location marked
‘V’.
Integrated 10/100/1000M Ethernet Transceiver
6
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
DVDD10
GT X_CL K
T XE N
T XD 0
DV DD 33
PHYR ST B
TXD 1
T XD 2
T XD 3
TXCL K
T XD 4
TXD5
TXD7
TXD 6
DVDD 10
TXER
5.3. RTL8211EG-VB Pin Assignments (64-Pin QFN)
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
61
62
63
64
CRS
COL/Mode
RXER / AN1
RXD7 / AN0
RXD6/RXDLY
RXD5/TXDLY
DVDD33
RXD4 / SELRGV
RXC
RXD 3
RXD2
RXD 1
DVDD 33
RXD0
RXDV/PHY_AD2
NC
NC
M D I [3]-
M DI [3]+
9 10 11 12 13 14 15 16
A V D D 10
M D I [0]-
7 8
M D I [2]-
6
M D I[2]+
5
A V DD 33
4
19
18
17
M D I [1]-
3
M D I [1]+
2
A V D D 10
1
M D I[0]+
65 GND (Exposed Pad)
GND
AVDD10
AVDD33
CKXTAL1
CKXTAL2
GND
VDDREG
24
23
22
21
20
RE G_ OU T
PMEB
INTB
ENSWREG
RSET
GND
LED1 / PHY_ AD1
LED2
MDC
MDIO
32
31
30
29
28
27
26
25
49
50
51
52
53
54
55
56
57
58
59
60
CL K125
DVDD33
LED0 /PHY_ AD0
Figure 6. RTL8211EG-VB Pin Assignments (64-Pin QFN)
5.4. Package Identification
Green package is indicated by the ‘G’ in GXXXV (Figure 6). The version is shown in the location marked
‘V’.
Integrated 10/100/1000M Ethernet Transceiver
7
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
6. Pin Descriptions
Note that some pins have multiple functions. Refer to the Pin Assignments figure on page 6
(RTL8211E-VB/RTL8211E-VL) and page 7 (RTL8211EG-VB) for a graphical representation.
I: Input
LI: Latched Input during Power up or Reset
O: Output
IO: Bi-directional input and output
P: Power
PD: Internal Pull down during power on reset
PU: Internal Pull up during power on reset
OD: Open Drain
G: Ground
6.1. Transceiver Interface
Table 1. Transceiver Interface
Type Description
Pin No.
(48-pin)
1
Pin No.
(64-pin)
5
Pin Name
MDI[0]+
IO
2
6
MDI[0]−
IO
4
8
MDI[1]+
IO
5
9
MDI[1]−
IO
7
8
10
11
11
12
14
15
MDI[2]+
MDI[2]−
MDI[3]+
MDI[3]−
IO
IO
IO
IO
In MDI mode, this is the first pair in 1000Base-T, i.e., the BI_DA+/- pair, and
is the transmit pair in 10Base-T and 100Base-TX.
In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive
pair in 10Base-T and 100Base-TX.
In MDI mode, this is the second pair in 1000Base-T, i.e., the BI_DB+/- pair,
and is the receive pair in 10Base-T and 100Base-TX.
In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the
transmit pair in 10Base-T and 100Base-TX.
In MDI mode, this is the third pair in 1000Base-T, i.e., the BI_DC+/- pair.
In MDI crossover mode, this pair acts as the BI_DD+/- pair.
In MDI mode, this is the fourth pair in 1000Base-T, i.e., the BI_DD+/- pair.
In MDI crossover mode, this pair acts as the BI_DC+/- pair.
6.2. Clock
Pin No.
(48-pin)
42
Pin No.
(64-pin)
61
Pin Name
CKXTAL1
Table 2. Clock
Type Description
I
25/50MHz Crystal Input.
If a 25/50MHz oscillator is used, connect CKXTAL1 to the oscillator’s output
(see section 10.3, page 57 for clock source specifications).
43
62
CKXTAL2
O
25/50MHz Crystal Output.
Connect to GND if an external 25/50MHz oscillator drives CKXTAL1.
46
1
CLK125
O/PD 125MHz Reference Clock Generated from Internal PLL.
This pin should be kept floating if the 125MHz clock is not used by MAC.
Note: For those who conduct crystal ppm measurement for the models transited from RTL8211D to RTL8211E, note that
the design of external circuit shall be modified, i.e. the output resistor should be connected to CKXTAL1 rather than
CKXTAL2.
Integrated 10/100/1000M Ethernet Transceiver
8
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
6.3. RGMII
Pin No.
(48-pin)
22
23
24
25
26
27
19
14
16
17
18
13
16
32
Table 3. RGMII
Pin No. Pin Name
Type
Type Description
(64-pin)
(48-pin) (64-pin)
The transmit reference clock will be 125MHz, 25MHz, or
TXC
I/PU
2.5MHz depending on speed.
34
GTX_CLK
I
Transmit Data.
36
TXD0
I/PD
Data is transmitted from MAC to PHY via TXD[3:0].
39
TXD1
I/PD
40
TXD2
I/PD
41
TXD3
I/PU
I
Receive Control Signal from the MAC.
TXCTL
35
TXEN
24
RXC
O
The continuous receive reference clock will be 125MHz,
25MHz, or 2.5MHz, and is derived from the received data
stream.
Receive Data.
19
RXD0
O/LI/PU
O
Data is transmitted from PHY to MAC via RXD[3:0].
21
RXD1
O/LI/PD
O
22
RXD2
O/LI/PU
O
23
RXD3
O/LI/PU
O
O/LI/PD
Transmit Control Signal to the MAC.
RXCTL
18
RXDV
27
TXDLY
O/LI/PD
RGMII Transmit Clock Timing Control.
1: Add 2ns delay to TXC for TXD latching
28
RXDLY
O/LI/PD
RGMII Receiver Clock Timing Control.
1: Add 2ns delay to RXC for RXD latching
6.4. GMII (RTL8211EG-VB Only)
Pin Name
Table 4. GMII (RTL8211EG-VB Only)
Type
Description
Pin No.
(48-pin)
-
Pin No.
(64-pin)
34
42
GTX_CLK
TXCLK
I
O
-
36
39
40
41
43
44
45
46
35
TXD0
TXD1
TXD2
TXD3
TXD4
TXD5
TXD6
TXD7
TXEN
I
I
I
I
I
I
I
I
I
Integrated 10/100/1000M Ethernet Transceiver
The transmit reference clock is 125MHz.
The transmit reference clock will be 25MHz, or 2.5MHz depending on
speed.
Transmit Data.
Data is transmitted from MAC to PHY via TXD[7:0].
Transmit Enable.
9
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Pin No.
(48-pin)
-
Pin No.
(64-pin)
47
Pin Name
Type
TXER
I
-
24
RXC
O
-
19
21
22
23
25
27
28
29
18
30
RXD0
RXD1
RXD2
RXD3
RXD4
RXD5
RXD6
RXD7
RXDV
RXER
O
O
O
O
O/LI/PU
O/LI/PD
O/LI/PD
O/LI/PU
O/LI/PD
O/LI/PU
-
31
32
COL/Mode
CRS
O/LI/PD
O/PD
Description
Transmit Error.
When both TXER and TXEN are asserted, the transmit error symbol is
transmitted onto the cable.
When TXER is asserted and TXEN is de-asserted, the carrier extension
symbol is transmitted onto the cable.
Connect to GND if MAC does not have a TXER pin.
The continuous receive reference clock will be 125MHz, 25MHz, or
2.5MHz. It is derived from the received data stream.
Receive Data.
Data is transmitted from PHY to MAC via RXD[7:0].
Receive Data Valid.
Receive Error.
When both RXER and RXDV are asserted, an error symbol is received
from the cable.
When RXER is asserted and RXDV is de-asserted, it means false carrier
or carrier extension symbol is detected on the cable.
Collision In Half Duplex Mode.
Carrier Sense.
6.5. Management Interface
Pin No.
(48-pin)
30
31
Pin No.
(64-pin)
53
54
33
55
20
56
Pin
Name
Type
Table 5. Management Interface
Description
MDC
I/PU Management Data Clock.
MDIO IO/PU Input/Output of Management Data.
Pull up 3.3V for 3.3V RGMII (RTL8211E/EG-VB) & GMII (RTL8211EG-VB).
Pull up 2.5V for 2.5V RGMII (RTL8211E/EG-VB) & GMII (RTL8211EG-VB).
Pull up 1.5/1.8V for 1.5/1.8V RGMII (RTL8211E-VL).
PMEB O/OD Power Management Event (supports 3.3V and 5V pull up).
Set low if received a magic packet or wake up frame; active low.
This pin will be kept floating if this function is not used.
INTB O/OD Interrupt.
Set low if status changed; active low.
This pin will be kept floating if this function is not used.
Integrated 10/100/1000M Ethernet Transceiver
10
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
6.6. Reset
Pin No.
(48-pin)
29
Pin No.
(64-pin)
38
Pin Name
Type
PHYRSTB
I
Table 6. Reset
Description
Hardware Reset. Active low.
For a complete PHY reset, this pin must be asserted low for at least 10ms.
All registers will be cleared after a hardware reset.
6.7. Mode Selection
Table 7. Mode Selection
Type
Type Description
(48-pin) (64-pin)
PHY_AD0
O/LI/PU
PHY Address Configuration.
PHY_AD1
O/LI/PD
PHY_AD2
O/LI/PD
Auto-Negotiation (NWay) Configuration.
AN0
O/LI/PU
AN1
O/LI/PU
COL/Mode
O/LI/PD RGMII/GMII Mode Configuration.
Pull Up for RGMII.
Pull Down for GMII.
14
25
SELRGV
O/LI/PU
Pull Up for 3.3V RGMII (RTL8211E/EG-VB) & GMII
(RTL8211EG-VB).
Pull Down for 2.5V RGMII (RTL8211E/EG-VB) & GMII
(RTL8211EG-VB).
Pull Up for 1.5/1.8V RGMII (RTL8211E-VL).
Note: For theRTL8211E-VL, SELRGV should not be Pulled
Down.
Note: See section 7.7 Hardware Configuration, page 16 for details.
Pin No.
(48-pin)
34
35
13
17
18
-
Pin No.
(64-pin)
50
51
18
29
30
31
Pin Name
6.8. LED Default Settings
Pin No.
(48-pin)
34
35
Pin No.
(64-pin)
50
51
Pin Name
LED0
LED1
Table 8. LED Default Settings
Type
Description
O/LI/PU
O/LI/PD
Blinking=Transmitting or Receiving.
Low=Link Up (Any speed)
High=Link Down (Any speed)
Note: High/Low active depends on hardware configuration setting.
32
52
LED2
O/LI/PD No default setting. See Table 19 LED Configuration Table, page 28 for
configuration details.
Note: See section 7.13 LED Configuration, page 27 for details.
Integrated 10/100/1000M Ethernet Transceiver
11
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
6.9. Regulator and Reference
Table 9. Regulator and Reference
Type
Description
Pin No.
(48-pin)
39
Pin No.
(64-pin)
58
Pin Name
RSET
O
44, 45
48
64
3
VDDREG
REG_OUT
P
O
3
38
7
57
AVDD10
ENSWREG
P
I
Reference.
External Resistor Reference.
Analog 3.3V Power Supply for Switching Regulator.
Switching Regulator 1.05V Output.
Connect to a 2.2µH or 4.7µH inductor.
Feedback Pin for Switching Regulator.
3.3V: Enable switching regulator
0V: Disable switching regulator
6.10. Power and Ground
Table 10. Power and Ground
Type
Description
Pin No.
Pin No.
(48-pin) (64-pin)
37
49
15, 21 20, 26, 37
Pin Name
DVDD33
DVDD33
P
P
28, 36
6, 41
44,45
3, 9, 40
47
DVDD10
AVDD33
VDDREG
AVDD10
GND
P
P
P
P
G
33, 48
10, 60
64
7, 13, 59
2, 4, 63
Digital Power 3.3V.
Digital IO Power (3.3/2.5/1.8/1.5V)
Connect to 3.3V for 3.3V RGMII I/O (RTL8211E/EG-VB) & GMII I/O
(RTL8211EG-VB).
Connect to 2.5V for 2.5V RGMII I/O (RTL8211E/EG-VB) & GMII I/O
(RTL8211EG-VB).
Connect to 1.5/1.8V for 1.5/1.8V RGMII I/O (RTL8211E-VL).
Digital Power. 1.05V.
Analog Power. 3.3V.
Analog 3.3V Power Supply for Switching Regulator.
Analog Power. 1.05V.
Ground.
Exposed Pad (E-Pad) is Analog and Digital Ground (see section 11
Mechanical Dimensions, page 66).
6.11. Not Connected
Pin No.
(48-pin)
12
Pin No.
(64-pin)
16, 17
Pin Name
NC
Table 11. Not Connected
Type
Description
-
Integrated 10/100/1000M Ethernet Transceiver
Not Connected.
12
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7. Function Description
7.1. Transmitter
7.1.1.
RGMII/GMII (1000Mbps) Mode
The RTL8211E-VB(VL)/RTL8211EG-VB’s PCS layer receives data bytes from the MAC through the
RGMII/GMII interface and performs generation of continuous code-groups through 4D-PAM5 coding
technology. These code groups are passed through a waveform-shaping filter to minimize EMI effect, and
are transmitted onto the 4-pair CAT.5 cable at 125MBaud/s through a D/A converter.
7.1.2.
MII (100Mbps) Mode
The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 25MHz (TXCLK), are converted into
5B symbol code through 4B/5B coding technology, then through scrambling and serializing, are converted
to 125MHz NRZ and NRZI signals. The NRZI signals are passed to the MLT3 encoder, then to the D/A
converter and transmitted onto the media.
7.1.3.
MII (10Mbps) Mode
The transmit 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 2.5MHz (TXCLK), are serialized into
10Mbps serial data. The 10Mbps serial data is converted into a Manchester-encoded data stream and is
transmitted onto the media by the D/A converter.
7.2. Receiver
7.2.1.
RGMII/GMII (1000Mbps) Mode
Input signals from the media first pass through the on-chip sophisticated hybrid circuit to subtract the
transmitted signal from the input signal for effective reduction of near-end echo. Afterwards, the received
signal is processed with state-of-the-art technology, such as adaptive equalization, BLW (Baseline
Wander) correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and
4D-PAM5 decoding. The 8-bit-wide data is recovered and is sent to the RGMII/GMII interface at a clock
speed of 125MHz. The Rx MAC retrieves the packet data from the receive RGMII/GMII interface and
sends it to the Rx Buffer Manager.
7.2.2.
MII (100Mbps) Mode
The MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing
recovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and is then presented to the MII interface
in 4-bit-wide nibbles at a clock speed of 25MHz.
Integrated 10/100/1000M Ethernet Transceiver
13
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.2.3.
MII (10Mbps) Mode
The received differential signal is converted into a Manchester-encoded stream first. Next, the stream is
processed with a Manchester decoder, and is de-serialized into 4-bit-wide nibbles. The 4-bit nibbles are
presented to the MII interface at a clock speed of 2.5MHz.
7.3. Energy Efficient Ethernet (EEE)
The RTL8211E-VB(VL)/RTL8211EG-VB supports IEEE 802.3az-2010, also known as Energy Efficient
Ethernet (EEE), at 10Mbps, 100Mbps, and 1000Mbps. It provides a protocol to coordinate transitions
to/from a lower power consumption level (Low Power Idle mode) based on link utilization. When no
packets are being transmitted, the system goes to Low Power Idle mode to save power. Once packets need
to be transmitted, the system returns to normal mode, and does this without changing the link status and
without dropping/corrupting frames.
To save power, when the system is in Low Power Idle mode, most of the circuits are disabled, however, the
transition time to/from Low Power Idle mode is kept small enough to be transparent to upper layer
protocols and applications.
EEE also specifies a negotiation method to enable link partners to determine whether EEE is supported.
Refer to http://www.ieee802.org/3/az/index.html for more details.
7.4. Wake-On-LAN (WOL)
The RTL8211E-VB(VL)/RTL8211EG-VB can monitor the network for a Wakeup Frame or a Magic
Packet, and notify the system via the PMEB (Power Management Event; ‘B’ means low active) pin when
such a packet or event occurs. The system can then be restored to a normal state to process incoming jobs.
The PMEB pin needs to be connected with a 4.7k-ohm resistor and pulled up to 3.3V or 5V. When the
Wakeup Frame or a Magic Packet is sent to the PHY, the PMEB pin will be set low to notify the system to
wake up. Refer to the WOL application note for details.
Magic Packet Wakeup occurs only when the following conditions are met:
•
The destination address of the received Magic Packet is acceptable to the
RTL8211E-VB(VL)/RTL8211EG-VB, e.g., a broadcast, multicast, or unicast packet addressed to the
current RTL8211E-VB(VL)/RTL8211EG-VB.
•
The received Magic Packet does not contain a CRC error.
•
The Magic Packet pattern matches; i.e., 6 * FFh + MISC (can be none) + 16 * DID (Destination ID) in
any part of a valid Ethernet packet.
Integrated 10/100/1000M Ethernet Transceiver
14
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
A Wakeup Frame event occurs only when the following conditions are met:
•
The destination address of the received Wakeup Frame is acceptable to the
RTL8211E-VB(VL)/RTL8211EG-VB, e.g., a broadcast, multicast, or unicast address to the current
RTL8211E-VB(VL)/RTL8211EG-VB.
•
The received Wakeup Frame does not contain a CRC error.
•
The 16-bit CRC* of the received Wakeup Frame matches the 16-bit CRC of the sample Wakeup Frame
pattern given by the local machine’s OS. Or, the RTL8211E-VB(VL)/RTL8211EG-VB is configured to
allow direct packet wakeup, e.g., a broadcast, multicast, or unicast network packet.
Note: 16-bit CRC: The RTL8211E-VB(VL)/RTL8211EG-VB supports eight long wakeup frames (covering
128 mask bytes from offset 0 to 127 of any incoming network packet). CRC16 polynomial=x16+x12+x5+1.
7.5. Interrupt
Whenever there is a status change on the media detected by the RTL8211E-VB(VL)/RTL8211EG-VB,
they will drive the interrupt pin (INTB) low to issue an interrupt event. The MAC senses the status change
and accesses the registers (Page 0, Register 19) through the MDC/MDIO interface in response.
Once these status registers (Page 0, Register 19) have been read by the MAC through the MDC/MDIO, the
INTB is de-asserted. The RTL8211E-VB(VL)/RTL8211EG-VB interrupt function removes the need for
continuous polling through the MDC/MDIO management interface.
7.6. MDI Interface
This interface consists of four signal pairs; MDI0, MDI1, MDI2, and MDI3. Each signal pair consists of
two bi-directional pins that can transmit and receive at the same time. The MDI interface has internal
termination resistors to reduce BOM cost and PCB complexity. For 1000Base-T, all four pairs are used in
both directions at the same time. For 10/100 links and during auto-negotiation, only pairs A and B are used.
Integrated 10/100/1000M Ethernet Transceiver
15
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.7. Hardware Configuration
The operation speed, interface mode, and PHY address can be set by the CONFIG pins. The respective
value mapping of CONFIG with the configurable vector is listed in Table 12. To set the CONFIG pins, an
external pull-high or pull-low via resistor is required.
Table 12. CONFIG Pins vs. Configuration Register
RTL8211E-VB(VL) Pin
RTL8211EG-VB Pin
LED0
LED0
LED1
LED1
RXCTL
RXDV
RXD2
RXD7
RXD3
RXER
COL
LED2
RXD6
RXD1
RXD5
RXD0
RXD4
Pin Name
PHYAD[0]
PHYAD[1]
PHYAD[2]
AN[0]
AN[1]
Mode
RX Delay
TX Delay
SELRGV
Table 13. Configuration Register Definition
Configuration Description
PHYAD[2:0]
PHY Address.
PHYAD sets the PHY address for the device. The RTL8211E-VB(VL)/RTL8211EG-VB support PHY
addresses from 00001 to 00111. PHY address 0 is a broadcast from the MAC; each PHY device should
respond.
Note: PHYAD[2:0]=000 can support all PHY addresses. It can automatically remember the first non-zero
PHY address.
AN[1:0]
Auto-Negotiation (NWay) Configuration.
AN[1:0] controls the Auto-Negotiation speed and duplex settings.
00: 10Base-T Full/Half Duplex
01: 100Base-TX Half Duplex; 10Base-T Full/Half Duplex
10: 100Base-TX Full/Half Duplex; 10Base-T Full/Half Duplex
11: NWay. Advertise all capabilities (10/1000Base-T; 100Base-TX Full/Half Duplex)
Mode
Interface Mode Select.
0: MII/GMII (via 4.7k-ohm to GND)
1: RGMII (via 4.7k-ohm to 3.3V)
Note: ‘Mode’ specifies the RTL8211EG-VB operating mode.
RX Delay
RGMII Transmit Clock Timing Control.
1: Add 2ns delay to RXC for RXD latching (via 4.7k-ohm to 3.3V)
0: No delay (via 4.7k-ohm to GND)
TX Delay
RGMII Transmit Clock Timing Control.
1: Add 2ns delay to TXC for TXD latching (via 4.7k-ohm to 3.3V)
0: No delay (via 4.7k-ohm to GND)
SELRGV
3.3V or 2.5V RGMII/GMII Selection.
1: 3.3V RGMII/GMII (RTL8211E-VB & RTL8211EG-VB)
1.5/1.8V RGMII (RTL8211E-VL)
0: 2.5V RGMII/GMII (RTL8211E-VB & RTL8211EG-VB)
Note: For the RTL8211E-VL, SELRGV should not be pulled down.
Integrated 10/100/1000M Ethernet Transceiver
16
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.8. LED and PHY Address Configuration
In order to reduce the pin count on the RTL8211E-VB(VL)/RTL8211EG-VB, the LED pins are duplexed
with the PHY address pins. As the PHYAD strap options share the LED output pins, the external
combinations required for strapping and LED usage must be considered in order to avoid contention.
Specifically, when the LED outputs are used to drive LEDs directly, the active state of each output driver is
dependent on the logic level sampled by the corresponding PHYAD input upon power-up/reset. For
example, as Figure 7 (left-side) shows, if a given PHYAD input is resistively pulled high then the
corresponding output will be configured as an active low driver. On the right side, we can see that if a given
PHYAD input is resistively pulled low then the corresponding output will be configured as an active high
driver. The PHY address configuration pins should not be connected to GND or VCC directly, but must be
pulled high or low through a resistor (e.g., 4.7KΩ). If no LED indications are needed, the components of the
LED path (LED+510Ω) can be removed.
PHY Address[:]=Logical 1
RXDLY=Logical 1
LED Indication=Active low
PHY Address[:]=Logical 0
RXDLY=Logical 0
LED Indication=Active High
Figure 7. LED and PHY Address Configuration
Integrated 10/100/1000M Ethernet Transceiver
17
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.9. Green Ethernet (1000/100Mbps Mode Only)
7.9.1.
Cable Length Power Saving
In 1000/100Mbps mode the RTL8211E-VB(VL)/RTL8211EG-VB provides dynamic detection of cable
length and dynamic adjustment of power required for the detected cable length. This feature provides
intermediate performance with minimum power consumption.
7.9.2.
Register Setting
Follow the register settings below to disable Green Ethernet (Default is ‘Enabled’)
Write Reg31, Data=0x0003 (page3)
Write Reg25, Data=0x3246
Write Reg16, Data=0xa87c
Write Reg31, Data=0x0000 (page0)
Follow the register settings below to enable Green Ethernet (Default is ‘Enabled’)
Write Reg31, Data=0x0003 (page3)
Write Reg25, Data=0x3247
Write Reg16, Data=0xac7c
Write Reg31, Data=0x0000 (page0)
Integrated 10/100/1000M Ethernet Transceiver
18
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.10. MAC/PHY Interface
The RTL8211E-VB/RTL8211E-VL supports industry standards and is suitable for most off-the-shelf
MACs with an RGMII interface.
The RTL8211EG-VB supports industry standards and is suitable for most off-the-shelf MACs with GMII
and RGMII interfaces.
7.10.1. MII
In 100Base-TX and 10Base-T modes (MII mode is selected), TXC and RXC sources are 25MHz and
2.5MHz respectively. TXC and RXC will always be generated by the PHY. TXD[3:0] and RXD[3:0]
signals are used for data transitions.
7.10.2. GMII
In 1000Base-T mode (GMII interface is selected), a 125MHz transmit clock is expected on GTX_CLK.
RXCLK sources the 125MHz receive clock.
7.10.3. RGMII
In 1000Base-T mode (RGMII interface is selected), TXC and RXC sources are 125MHz. TXC will always
be generated by the MAC and RXC will always be generated by the PHY. TXD[3:0] and RXD[3:0] signals
are used for data transitions on rising edge and on falling edge of clock.
7.10.4. Management Interface
The management interface provides access to the internal registers through the MDC and MDIO pins as
described in IEEE 802.3u section 22. The MDC signal, provided by the MAC, is the management data
clock reference to the MDIO signal. The MDIO is the management data input/output and is a bi-directional
signal that runs synchronously to MDC. The MDIO pin needs a 1.5k Ohm pull-up resistor to maintain the
MDIO high during idle and turnaround.
Preamble suppression is the default setting of the RTL8211E-VB(VL)/RTL8211EG-VB after power-on.
However, there still must be at least one idle bit between operations.
The RTL8211E-VB(VL)/RTL8211EG-VB can share the same MDIO line. In switch/router applications,
each port should be assigned a unique address during the hardware reset sequence, and it can only be
addressed
via
that
unique
PHY
address.
For
detailed
information
on
the
RTL8211E-VB(VL)/RTL8211EG-VB management registers, see section 8 Register Descriptions, page 30.
Integrated 10/100/1000M Ethernet Transceiver
19
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Read
Write
Name
Preamble
ST
OP
PHYAD
REGAD
TA
DATA
IDLE
Preamble
1…1
1…1
ST
01
01
Table 14. Management Frame Format
Management Frame Fields
OP
PHYAD REGAD TA
DATA
10
AAAAA RRRRR
Z0
DDDDDDDDDDDDDDDD
01
AAAAA RRRRR
10
DDDDDDDDDDDDDDDD
IDLE
Z
Z
Table 15. Management Frame Description
Description
32 Contiguous Logical 1’s Sent by the MAC on MDIO, along with 32 Corresponding Cycles on MDC.
This provides synchronization for the PHY.
Start of Frame.
Indicated by a 01 pattern.
Operation Code.
Read: 10
Write: 01
PHY Address.
Up to eight PHYs can be connected to one MAC. This 3-bit field selects which PHY the frame is directed to.
Register Address.
This is a 5-bit field that sets which of the 32 registers of the PHY this operation refers to.
Turnaround.
This is a 2-bit-time spacing between the register address and the data field of a frame to avoid contention
during a read transaction. For a read transaction, both the STA and the PHY remain in a high-impedance state
for the first bit time of the turnaround. The PHY drives a zero bit during the second bit time of the turnaround
of a read transaction.
Data. These are the 16 bits of data.
Idle Condition.
Not truly part of the management frame. This is a high impedance state. Electrically, the PHY’s pull-up
resistor will pull the MDIO line to a logical ‘1’.
Figure 8. MDC/MDIO Read Timing
Integrated 10/100/1000M Ethernet Transceiver
20
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
MDC
MDIO(MAC)
z
1...1 0 1 0
Pre
Start
1 0 0 0 0
Write
OP
(Code)
1 0 0 0 0 0
PHY Address
0x01
Reg. Address
0x00(BMCR)
1 0 0 0 0
1 0 0
Turn
Around
1 1 0
1 0 0 0 0 0 0 z
Reg. Data
0x 1340
Idle
Figure 9. MDC/MDIO Write Timing
7.10.5. Access to Extension Page (ExtPage)
Set MDIO commands as shown below to switch to the Extension Page (ExtPage) 0xXY (in Hex).
1. Write Register 31 Data=0x0007 (set to Extension Page)
2. Write Register 30 Data=0x00XY (Extension Page XY)
3. Write the target Register Data
4. Write Register 31 Data=0x0000 (switch to Page 0)
7.10.6. Access to MDIO Manageable Device (MMD)
The MDIO Manageable Device (MMD) is an extension to the management interface that provides the
ability to access more device registers while still retaining logical compatibility with the MDIO interface,
defined in section 8.1 Register Mapping and Definitions, page 30. Access to MMD configuration is
provided via Registers 13 and 14.
MMD Read/Write Operation
1. Write Function field to 00 (address mode) and DEVAD field to the device address value for the desired
MMD (Register 13).
2. Write the desired address value to the MMD’s address register (Register 14).
3. Write Function field to 01 (data mode; no post increment) and DEVAD field to the same device address
for the desired MMD (Register 13).
4. Read: Go to step 5. Write: Go to step 6.
5. Read the content of the selected register in MMD (Register 14).
6. Write the content of the selected register in MMD (Register 14).
Integrated 10/100/1000M Ethernet Transceiver
21
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.11. Auto-Negotiation
Auto-Negotiation is a mechanism to determine the fastest connection between two link partners. For copper
media applications, it was introduced in IEEE 802.3u for Ethernet and Fast Ethernet, and then in
IEEE 802.3ab to address extended functions for Gigabit Ethernet. It performs the following:
•
Auto-Negotiation Priority Resolution
•
Auto-Negotiation Master/Slave Resolution
•
Auto-Negotiation PAUSE/ASYMMETRIC PAUSE Resolution
•
Crossover Detection & Auto-Correction Resolution
Upon de-assertion of a hardware reset, the RTL8211E-VB(VL)/RTL8211EG-VB can be configured to
have auto-negotiation enabled, or be set to operate in 10Base-T, 100Base-TX, or 1000Base-T mode via the
CONFIG pins (see section 7.7 Hardware Configuration, page 16).
The auto-negotiation process is initiated automatically upon any of the following:
•
Power-up
•
Hardware reset
•
Software reset (register 0.15)
•
Restart auto-negotiation (register 0.9)
•
Transition from power down to power up (register 0.11)
•
Entering the link fail state
Bit
Name
D15
NP
D14
Ack
D13
RF
D[12:5]
A[7:0]
D[4:0]
S[4:0]
Table 16. 1000Base-T Base and Next Page Bit Assignments
Bit Description
Register Location
Base Page
Next Page.
1: Indicates that Next Pages follow
0: Indicates that no Next Pages follow
Acknowledge.
1: Indicates that a device has successfully received its link
partner’s Link Code Word (LCW)
Remote Fault.
1: Indicates to its link partner that a device has encountered a fault
condition
Technology Ability Field.
Register 4.[12:5]
Indicates to its link partner the supported technologies specific to
Table 27, page 34.
the selector field value.
Selector Field.
Register 4.[4:0]
Always 00001.
Table 27, page 34.
Indicates to its link partner that it is an IEEE 802.3 device.
Integrated 10/100/1000M Ethernet Transceiver
22
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Bit
Name
M15
NP
M14
Ack
M13
MP
M12
Ack2
M11
T
M[10:0]
-
U15
NP
U14
Ack
U13
MP
U12
Ack2
U11
T
U[10:5]
U4
-
U3
-
U2
-
U1
-
U0
-
Bit Description
Register Location
PAGE 0 (Message Next Page)
Next Page.
1: Indicates that Next Pages follow
0: Indicates that no Next Pages follow
Acknowledge.
1: Indicates that a device has successfully received its link
partner’s Link Code Word (LCW)
Message Page.
1: Indicates to its link partner that this is a message page, not an
unformatted page.
Acknowledge 2.
1: Indicates to its link partner that the device has the ability to
comply with the message.
Toggle.
Used by the NWay arbitration function to ensure synchronization
with its link partner during Next Page exchange.
1000Base-T Message Code (Always 8).
PAGE 1 (Unformatted Next Page)
Next Page.
1: Indicates that Next Pages follow
0: Indicates that no Next Pages follow
Acknowledge.
1: Indicates that a device has successfully received its link
partner’s Link Code Word (LCW)
Message Page.
1: Indicates to its link partner that this is a message page, not an
unformatted page.
Acknowledge 2.
1: Indicates to its link partner that the device has the ability to
comply with the message.
Toggle.
Used by the NWay arbitration function to ensure synchronization
with its link partner during Next Page exchange.
Reserved. Transmit as 0
1000Base-T Half Duplex.
1: Half duplex
0: No half duplex
1000Base-T Full Duplex.
1: Full duplex
0: No full duplex
1000Base-T Port Type Bit.
1: Multi-port device
0: Single-port device
1000Base-T Master-Slave Manual Configuration Value.
1: Master
0: Slave
This bit is ignored if bit 9.12=0
1000Base-T Master-Slave Manual Configuration Enable.
1: Manual Configuration Enable
This bit is intended to be used for manual selection in
Master-Slave mode, and is to be used in conjunction with bit 9.11
Integrated 10/100/1000M Ethernet Transceiver
23
-
-
-
-
-
-
-
-
-
-
Register 9.10 (GBCR)
Table 32, page 37.
Register 9.11 (GBCR)
Table 32, page 37.
Register 9.12 (GBCR)
Table 32, page 37.
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Bit
Name
U15
NP
U14
Ack
U13
MP
U12
Ack2
U11
T
U[10:0]
-
Bit Description
Register Location
PAGE 2 (Unformatted Next Page)
Next Page.
1: Indicates that Next Pages follow
0: Indicates that no Next Pages follow
Acknowledge.
1: Indicates that a device has successfully received its link
partner’s Link Code Word (LCW)
Message Page.
1: Indicates to its link partner that this is a message page, not an
unformatted page
Acknowledge 2.
1: Indicates to its link partner that the device has the ability to
comply with the message
Toggle.
Used by the NWay arbitration function to ensure synchronization
with its link partner during Next Page exchange.
1000Base-T Master-Slave Seed Bit[10:0]
-
-
-
-
-
Master-Slave
Seed Value SB[10:0]
7.11.1. Auto-Negotiation Priority Resolution
Upon the start of auto-negotiation, to advertise its capabilities each station transmits a 16-bit packet called
a Link Code Word (LCW), within a burst of 17 to 33 Fast Link Pulses (FLP). A device capable of
auto-negotiation transmits and receives the FLPs. The receiver must identify three identical LCWs before
the information is authenticated and used in the arbitration process. The devices decode the base LCW and
select capabilities with the highest common denominator supported by both devices.
To advertise 1000Base-T capability, both link partners, sharing the same link medium, should engage in
Next Page (1000Base-T Message Page, Unformatted Page 1, and Unformatted Page 2) exchange.
Auto-negotiation ensures that the highest priority protocol will be selected as the link speed based on the
following priorities advertised through the Link Code Word (LCW) exchange. Refer to IEEE 802.3 Clause
28 for detailed information.
1. 1000Base-T Full Duplex (highest priority)
2. 1000Base-T Half Duplex
3. 100Base-TX Full Duplex
4. 100Base-TX Half Duplex
5. 10Base-T Full Duplex
6. 10Base-T Half Duplex (lowest priority)
Integrated 10/100/1000M Ethernet Transceiver
24
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.11.2. Auto-Negotiation Master/Slave Resolution
To establish a valid 1000Base-T link, the Master/Slave mode of both link partners should be resolved
through the auto-negotiation process:
•
Master Priority
•
Multi-port > Single-port
Manual > Non-manual
Determination of Master/Slave configuration from LCW
•
•
Manual_MASTER=U0*U1
Manual_SLAVE=U0*!U1
Single-port device=!U0*!U2
Multi-port device=!U0*U2
Where: U0 is bit 0 of the Unformatted Page 1
U1 is bit 1 of the Unformatted Page 1
U2 is bit 2 of the Unformatted Page 1
Where there are two stations with the same configuration, the one with higher Master-Slave seed
SB[10:0] in the unformatted page 2 shall become Master.
Master-Slave configuration process resolution:
Successful: Bit 10.15 Master-Slave Configuration Fault is set to logical 0, and bit 10.14 is set to
logical 1 for Master resolution, or set to logical 0 for Slave resolution.
Unsuccessful: Auto-Negotiation restarts.
Fault detect: Bit 10.15 is set to logical 1 to indicate that a configuration fault has been detected.
Auto-Negotiation restarts automatically. This happens when both stations are set to manual
Master mode or manual Slave mode, or after seven attempts to configure the Master-Slave
relationship through the seed method has failed.
7.11.3. Auto-Negotiation PAUSE/ASYMMETRIC PAUSE Resolution
Auto-negotiation is also used to determine the flow control capability between link partners. Flow control
is a mechanism that can force a busy transmitting link partner to stop transmitting in a full duplex
environment by sending special MAC control frames. In IEEE 802.3u, a PAUSE control frame had already
been defined. However, in IEEE 802.3ab, a new ASY-PAUSE control frame was defined; if the MAC can
only generate PAUSE frames but is not able to respond to PAUSE frames generated by the link partner,
then it is called ASYMMETRIC PAUSE.
PAUSE/ASYMMETRIC PAUSE capability can be configured by setting the ANAR bits 10 and 11 (Table
27, page 34). Link partner PAUSE capabilities can be determined from ANLPAR bits 10 and 11 (Table 28,
page 35). A PHY layer device such as the RTL8211E-VB(VL)/RTL8211EG-VB is not directly involved in
PAUSE resolution, but simply advertises and reports PAUSE capabilities during the Auto-Negotiation
process. The MAC is responsible for final PAUSE/ASYMMETRIC PAUSE resolution after a link is
established, and is responsible for correct flow control actions thereafter.
Integrated 10/100/1000M Ethernet Transceiver
25
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.12. Crossover Detection and Auto-Correction
Ethernet needs a crossover mechanism between both link partners to cross the transmit signal to the
receiver when the medium is twisted-pair cable. Crossover Detection & Auto-Correction Configuration
eliminates the need for crossover cables between devices, such as two computers connected to each other
with a CAT.5 Ethernet cable. The basic concept is to assume the initial default setting is MDI mode, and
then check the link status. If no link is established after a certain time, change to MDI Crossover mode and
repeat the process until a link is established. An 11-bit pseudo-random timer is applied to decide the mode
change time interval.
Crossover Detection & Auto-Correction is not a part of the Auto-Negotiation process, but it utilizes the
process to exchange the MDI/MDI Crossover configuration. If the RTL8211E-VB(VL)/RTL8211EG-VB
is configured to only operate in 100Base-TX or only in 10Base-T mode, then Auto-Negotiation is disabled
only if the Crossover Detection & Auto-Correction function is also disabled. If Crossover Detection &
Auto-Correction are enabled, then Auto-Negotiation is enabled and the RTL8211E-VB(VL)/
RTL8211EG-VB advertises only 100Base-TX mode or 10Base-T mode. If the speed of operation is
configured manually and Auto-Negotiation is still enabled because the Crossover Detection &
Auto-Correction function is enabled, then the duplex advertised is as follows:
1. If CONFIG is set to half duplex, then only half duplex is advertised.
2. If CONFIG is set to full duplex, then both full and half duplex are advertised.
If the user wishes to advertise only full duplex at a particular speed with the Crossover Detection &
Auto-Correction function enabled, then Auto-Negotiation should be enabled (register 0.12) with the
appropriate advertising capabilities set in registers 4 or 9. The Crossover Detection & Auto-Correction
function may be enabled/disabled by setting (register 16.6) manually.
After initial configuration following a hardware reset, Auto-Negotiation can be enabled and disabled via
register 0.12, speed via registers 0.13, 0.6, and duplex via register 0.8. The abilities that are advertised can
be changed via registers 4 and 9. Changes to registers 0.12, 0.13, 0.6, and 0.8 do not take effect unless at
least one of the following events occurs:
•
Software reset (register 0.15)
•
Restart of Auto-Negotiation (register 0.9)
•
Transition from power-down to power-up (register 0.11)
Registers 4 and 9 are internally latched once each time Auto-Negotiation enters the ABILITY DETECT
state in the arbitration state machine (IEEE 802.3). Hence a write into register 4 or 9 has no effect once the
RTL8211E-VB(VL)/RTL8211EG-VB begins to transmit Fast Link Pulses.
Register 7 is treated in a similar manner as 4 and 9 during additional Next Page exchanges. Once the
RTL8211E-VB(VL)/RTL8211EG-VB completes Auto-Negotiation, it updates the various statuses in
registers 1, 5, 6, and 10. The speed, duplex, page received, and Auto-Negotiation completed statuses are
also available in registers 17 and 19.
Integrated 10/100/1000M Ethernet Transceiver
26
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.13. LED Configuration
The RTL8211E-VB(VL)/RTL8211EG-VB supports three LED pins, suitable for multiple types of
applications that can directly drive the LEDs. The output of these pins is determined by setting the
corresponding bits in extension Page44 Register 28 and Register 26. The functionality of the
RTL8211E-VB(VL)/RTL8211EG-VB LEDs is shown in Table 17.
Table 17. LED Default Definitions
Description
Blinking=Transmitting or Receiving
Low=Link Up (Any speed)
High=Link Down (Any speed)
LED2
Low=Link Up (Any speed)
High=Link Down (Any speed)
Blinking=Transmitting or Receiving
Note: When in EEE mode, blinking duration is 400ms ON and 2 seconds OFF.
Pin
LED0
LED1
The RTL8211E-VB(VL)/RTL8211EG-VB LED pins can be customized from extension Page 44
Register 28 and Register 26. To change the register page, see note (below) and Table 18. There are 16
configuration types (see Table 19, page 28).
Note: To switch to extension Page44, set Register 31 Data=0x0007 (set to extension page). Set Register 30
Data=0x002c (extension Page44). After LED setting, switch to PHY`s Page0 (Register 31 Data=0000).
LED0
LED1
LED2
10Mbps
Reg28 Bit0
Reg28 Bit4
Reg28 Bit8
Table 18. LED Register Table
LINK Speed
100Mbps
1000Mbps
Reg28 Bit1
Reg28 Bit2
Reg28 Bit5
Reg28 Bit6
Reg28 Bit9
Reg28 Bit10
Integrated 10/100/1000M Ethernet Transceiver
27
Active (Tx/Rx)
Reg26 Bit4
Reg26 Bit5
Reg26 Bit6
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Pin
LED
10
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Table 19. LED Configuration Table
LINK Bit
Active (TX/RX) Bit
100
1000
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Description
N/A
Active
Link 1000
Link 1000+Active
Link 100
Link 100+Active
Link 100/1000
Link 100/1000+Active
Link 10
Link 10+Active
Link 10/1000
Link 10/1000+Active
Link 10/100
Link 10/100+Active
Link 10/100/1000
Link 10/100/1000+Active
7.14. Polarity Correction
The RTL8211E-VB(VL)/RTL8211EG-VB automatically corrects polarity errors on the receive pairs in
1000Base-T and 10Base-T modes. In 100Base-TX mode polarity is irrelevant. In 1000Base-T mode,
receive polarity errors are automatically corrected based on the sequence of idle symbols. Once the
descrambler is locked, the polarity is also locked on all pairs. The polarity becomes unlocked only when the
receiver loses lock. In 10Base-T mode, polarity errors are corrected based on the detection of validly
spaced link pulses. The detection begins during the MDI crossover detection phase and locks when the
10Base-T link is up. The polarity becomes unlocked when the link is down.
Integrated 10/100/1000M Ethernet Transceiver
28
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
7.15. Power
The RTL8211E-VB(VL)/RTL8211EG-VB implements a voltage regulator to generate operating power.
The system vendor needs to supply a 3.3V, 1A steady power source. The RTL8211E-VB(VL)/
RTL8211EG-VB converts the 3.3V steady power source to 1.05V via a switching regulator.
Another possible implementation is to use an external regulator to generate 1.0V. Be sure that the regulator
meets the required current rate (0.95V~1.09V).
The RTL8211E-VB(VL)/RTL8211EG-VB implements an option for the RGMII/GMII power pins. The
standard I/O voltage of the RGMII/GMII interface is 3.3V, with support for 2.5V to lower EMI. The 2.5V
power source for RGMII is from an external regulator.
7.16. PHY Reset (Hardware Reset)
The RTL8211E-VB(VL)/RTL8211EG-VB has a PHYRSTB pin to reset the chip. For a complete PHY
reset, this pin must be asserted low for at least 10ms (Tgap in Figure 10) for the internal regulator. Wait for
a further 30ms (for internal circuits settling time) before accessing the PHY register. All registers will
return to default values after a hardware reset. Refer to the RTL8211xx-xx_Power_Sequence_App_Note
for more detailed information.
Tgap
(10ms)
Wait 30ms before accessing
the PHY register
1.0V
PHYRSTB
Figure 10. PHY Reset Timing
Integrated 10/100/1000M Ethernet Transceiver
29
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8. Register Descriptions
8.1. Register Mapping and Definitions
Offset
0
1
2
3
4
5
6
7
8
9
10
11~12
13
14
15
16
17
18
19
20~23
24
25~26
27
28
29
30
31
Access
RW
RO
RO
RO
RW
RW
RW
RW
RW
RW
RO
RO
WO
RW
RO
RW
RO
RW
RO
RW
RO
RW
RO
RO
RW
RW
RW
Table 20. Register Mapping and Definitions
Name
Description
BMCR
Basic Mode Control Register.
BMSR
Basic Mode Status Register.
PHYID1
PHY Identifier Register 1.
PHYID2
PHY Identifier Register 2.
ANAR
Auto-Negotiation Advertising Register.
ANLPAR
Auto-Negotiation Link Partner Ability Register.
ANER
Auto-Negotiation Expansion Register.
ANNPTR
Auto-Negotiation Next Page Transmit Register.
ANNPRR
Auto-Negotiation Next Page Receive Register.
GBCR
1000Base-T Control Register.
GBSR
1000Base-T Status Register.
RSVD
Reserved.
MACR
MMD Access Control Register.
MAADR
MMD Access Address Data Register.
GBESR
1000Base-T Extended Status Register.
PHYCR
PHY Specific Control Register.
PHYSR
PHY Specific Status Register.
INER
Interrupt Enable Register.
INSR
Interrupt Status Register.
RSVD
Reserved.
RXERC
Receive Error Counter.
RSVD
Reserved.
LDPSR
Link Down Power Saving Register.
RSVD
Reserved.
RSVD
Reserved.
EPAGSR
Extension Page Select Register.
PAGSEL
Page Select Register.
Note: To switch to extension Page44, set Register 31 Data=0x0007 (set to extension page). Set Register 30 Data=0x002c
(extension Page44). After LED setting, switch to the PHY’s Page0 (Register 31 Data=0000).
Integrated 10/100/1000M Ethernet Transceiver
30
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.2. MMD Register Mapping and Definition
Device
3
3
3
3
7
7
Offset
0
1
20
22
60
61
Table 21. MMD Register Mapping and Definition
Access Name
Description
RW
PC1R
PCS Control 1 Register.
RW
PS1R
PCS Status 1 Register.
RO
EEECR
EEE Capability Register.
RC
EEEWER
EEE Wake Error Register.
RW
EEEAR
EEE Advertisement Register.
RO
EEELPAR
EEE Link Partner Ability Register.
8.3. ExtPage Register Mapping and Definition
ExtPage
44
44
45
8.4.
8.4.1.
Offset
26
28
24
Table 22. ExtPage Register Mapping and Definition
Access Name
Description
RW
LACR
LED Action Control Register.
RW
LCR
LED Control Register.
RW
ACCR
Auto-Crossover Control Register.
Register Table
BMCR (Basic Mode Control Register, Address 0x00)
Bit
0.15
Name
Reset
0.14
Loopback
Table 23. BMCR (Basic Mode Control Register, Address 0x00)
RW
Default Description
RW, SC1
0
Reset.
1: PHY reset
0: Normal operation
Register 0 (BMCR) and register 1 (BMSR) will return to default
values after a software reset (set Bit15 to 1).
This action may change the internal PHY state and the state of the
physical link associated with the PHY.
RW
0
Loopback Mode.
1: Enable PCS loopback mode
0: Disable PCS loopback mode
Integrated 10/100/1000M Ethernet Transceiver
31
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Bit
0.13
Name
Speed[0]
RW
RW
0.12
ANE
RW
0.11
PWD
RW
0.10
Isolate
RW
0.9
Restart_AN
0.8
Duplex
RW
0.7
Collision Test
RW
0.6
Speed[1]
RW
RW, SC
Default Description
0
Speed Select Bit 0.
In forced mode, i.e., when Auto-Negotiation is disabled, bits 6 and 13
determine device speed selection.
Speed[1]
Speed[0]
Speed Enabled
1
1
Reserved
1
0
Reserved
0
1
100Mbps
0
0
10Mbps
1
Auto-Negotiation Enable.
1: Enable Auto-Negotiation
0: Disable Auto-Negotiation
0
Power Down.
1: Power down (only Management Interface and logic are active; link
is down)
0: Normal operation
0
Isolate.
1: RGMII/GMII interface is isolated; the serial management interface
(MDC, MDIO) is still active. When this bit is asserted, the
RTL8211E-VB(VL)/RTL8211EG-VB ignores TXD[7:0], and TXCTL
inputs, and presents a high impedance on TXC, RXC, RXCTL,
RXD[7:0].
0: Normal operation
0
Restart Auto-Negotiation.
1: Restart Auto-Negotiation
0: Normal operation
1
Duplex Mode.
1: Full Duplex operation
0: Half Duplex operation
This bit is valid only in force mode, i.e., NWay is disabled.
0
Collision Test.
1: Collision test enabled
0: Normal operation
1
Speed Select Bit 1.
Refer to bit 0.13.
000000 Reserved.
0.5:0
RSVD
RO
Note 1: SC: Self-cleared.
Note 2: The power-on duplex, speed, and ANE values take on the values set by external pins AN[1:0] on hardware reset
only. A write to these registers has no effect unless any one of the following also occurs: Software reset (0.15) is asserted,
Restart_AN (0.9) is asserted, or PWD (0.11) transitions from power down to normal operation.
Note 3: When the RTL8211E-VB(VL)/RTL8211EG-VB is switched from power down to normal operation, a software reset
and restart auto-negotiation is performed, even if bits Reset (0.15) and Restart_AN (0.9) are not set by the user.
Note 4: Auto-Negotiation is enabled when speed is set to 1000Base-T. Crossover Detection & Auto-Correction takes
precedence over Auto-Negotiation disable (0.12=0). If ANE is disabled, speed and duplex capabilities are advertised by
0.13, 0.6, and 0.8. Otherwise, register 4.8:5 and 9.9:8 take effect.
Note 5: Auto-Negotiation automatically restarts after hardware or software reset regardless of whether or not the restart bit
(0.9) is set.
Integrated 10/100/1000M Ethernet Transceiver
32
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.2.
Bit
1.15
1.14
1.13
1.12
1.11
1.10
1.9
1.8
1.7
1.6
1.5
1.4
1.3
BMSR (Basic Mode Status Register, Address 0x01)
Table 24. BMSR (Basic Mode Status Register, Address 0x01)
RW
Default Description
RO
0
100Base-T4 Capability.
The RTL8211E-VB(VL)/RTL8211EG-VB does not support
100Base-T4 mode. This bit should always be 0.
100Base-TX (full)
RO
1
100Base-TX Full Duplex Capability.
1: Device is able to perform 100Base-TX in full duplex mode
0: Device is not able to perform 100Base-TX in full duplex mode
100Base-TX (half)
RO
1
100Base-TX Half Duplex Capability.
1: Device is able to perform 100Base-TX in half duplex mode
0: Device is not able to perform 100Base-TX in half duplex mode
10Base-T (full)
RO
1
10Base-T Full Duplex Capability.
1: Device is able to perform 10Base-T in full duplex mode.
0: Device is not able to perform 10Base-T in full duplex mode.
10Base-T (half)
RO
1
10Base-T Half Duplex Capability.
1: Device is able to perform 10Base-T in half duplex mode
0: Device is not able to perform 10Base-T in half duplex mode
10Base-T2 (full)
RO
0
10Base-T2 Full Duplex Capability.
The RTL8211E-VB(VL)/RTL8211EG-VB does not support
10Base-T2 mode and this bit should always be 0.
10Base-T2 (half)
RO
0
10Base-T2 Half Duplex Capability.
The RTL8211E-VB(VL)/RTL8211EG-VB does not support
10Base-T2 mode. This bit should always be 0.
1000Base-T
RO
1
1000Base-T Extended Status Register.
Extended Status
1: Device supports Extended Status Register 0x0F (15)
0: Device does not support Extended Status Register 0x0F
This register is read-only and is always set to 1.
RSVD
RO
0
Reserved.
Preamble
RO
1
Preamble Suppression Capability (Permanently On).
Suppression
The RTL8211E-VB(VL)/RTL8211EG-VB always accepts
transactions with preamble suppressed.
Auto-Negotiation
RO
0
Auto-Negotiation Complete.
Complete
1: Auto-Negotiation process complete, and contents of registers
5, 6, 8, and 10 are valid
0: Auto-Negotiation process not complete
Remote Fault
RC*
0
Remote Fault.
1: Remote fault condition detected (cleared on read or by reset).
Indication or notification of remote fault from Link Partner
0: No remote fault condition detected
Auto-Negotiation
RO
1
Auto Configured Link.
Ability
1: Device is able to perform Auto-Negotiation
0: Device is not able to perform Auto-Negotiation
Name
100Base-T4
Integrated 10/100/1000M Ethernet Transceiver
33
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Bit
1.2
Name
Link Status
RW
RO
1.1
Jabber Detect
RC
1.0
Extended Capability
RO
Note: RC: Read-cleared after read.
8.4.3.
Default Description
0
Link Status.
1: Linked
0: Not Linked
This register indicates whether the link was lost since the last read.
For the current link status, either read this register twice or read
register bit 17.10 Link Real Time.
0
Jabber Detect.
1: Jabber condition detected
0: No Jabber occurred
1
1: Extended register capabilities, always 1
PHYID1 (PHY Identifier Register 1, Address 0x02)
Table 25. PHYID1 (PHY Identifier Register 1, Address 0x02)
RW
Default
Description
RO
0000000000011100 Organizationally Unique Identifier Bit 3:18.
Always 0000000000011100.
Note: Realtek OUI is 0x000732.
Bit
2.15:0
8.4.4.
Bit
3.15:10
3.9:4
3.3:0
8.4.5.
Bit
4.15
4.14
4.13
4.12
4.11
Name
OUI_MSB
PHYID2 (PHY Identifier Register 2, Address 0x03)
Table 26. PHYID2 (PHY Identifier Register 2, Address 0x03)
RW
Default Description
RO
110010
Organizationally Unique Identifier Bit 19:24.
Always 110010.
Model Number
RO
010001
Manufacture’s Model Number
Revision Number
RO
0101
Revision Number
Name
OUI_LSB
ANAR (Auto-Negotiation Advertising Register, Address 0x04)
Table 27. ANAR (Auto-Negotiation Advertising Register, Address 0x04)
Name
RW
Default Description
NextPage
RW
0
1: Additional next pages exchange desired
0: No additional next pages exchange desired
RSVD
RO
0
Reserved.
Remote Fault
RW
0
1: Set Remote Fault bit
0: No remote fault detected
RSVD
RO
0
Reserved.
Asymmetric PAUSE
RW
0
1: Advertise support of asymmetric pause
0: No support of asymmetric pause
Integrated 10/100/1000M Ethernet Transceiver
34
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Bit
4.10
Description
1: Advertise support of pause frames
0: No support of pause frames
4.9
100Base-T4
RO
0
1: 100Base-T4 support
0: 100Base-T4 not supported
4.8
100Base-TX (Full)
RW
1
1: Advertise support of 100Base-TX full-duplex mode
0: Not advertised
4.7
100Base-TX (Half)
RW
1
1: Advertise support of 100Base-TX half-duplex mode
0: Not advertised
4.6
10Base-T (Full)
RW
1
1: Advertise support of 10Base-TX full-duplex mode
0: Not advertised
4.5
10Base-T (Half)
RW
1
1: Advertise support of 10Base-TX half-duplex mode
0: Not advertised
4.4:0
Selector Field
RO
00001
Indicates the RTL8211E-VB(VL)/RTL8211EG-VB supports
IEEE 802.3
Note 1: The setting of Register 4 has no effect unless NWay is restarted or the link goes down.
Note 2: If 1000Base-T is advertised, then the required next pages are automatically transmitted. Register 4.15 should be set
to 0 if no additional next pages are needed.
8.4.6.
Bit
5.15
5.14
5.13
5.12
5.11:5
5.4:0
Name
PAUSE
RW
RW
Default
1
ANLPAR (Auto-Negotiation Link Partner Ability Register,
Address 0x05)
Table 28. ANLPAR (Auto-Negotiation Link Partner Ability Register, Address 0x05)
Name
RW
Default
Description
Next Page
RO
0
Next Page Indication.
Received Code Word Bit 15.
ACK
RO
0
Acknowledge.
Received Code Word Bit 14.
Remote Fault
RO
0
Remote Fault indicated by Link Partner.
Received Code Word Bit 13.
RSVD
RO
0
Reserved.
Technology Ability Field
RO
00000000 Received Code Word Bit 12:5.
Selector Field
RO
00000
Received Code Word Bit 4:0.
Note: Register 5 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed.
Integrated 10/100/1000M Ethernet Transceiver
35
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.7.
ANER (Auto-Negotiation Expansion Register, Address 0x06)
Table 29. ANER (Auto-Negotiation Expansion Register, Address 0x06)
Name
RW
Default Description
RSVD
RO
0x000
Reserved.
Parallel Detection Fault
RC
0
1: A fault has been detected via the Parallel Detection
function
0: A fault has not been detected via the Parallel Detection
function
6.3
Link Partner Next Pageable
RO
0
1: Link Partner supports Next Page exchange
0: Link Partner does not support Next Page exchange
6.2
Local Next Pageable
RO
1
1: Local Device is able to send Next Page
Always 1.
6.1
Page Received
RC
0
1: A New Page (new LCW) has been received
0: A New Page has not been received
6.0
Link Partner
RO
0
1: Link Partner supports Auto-Negotiation
Auto-Negotiation capable
0: Link Partner does not support Auto-Negotiation
Note: Register 6 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed.
Bit
6.15:5
6.4
8.4.8.
Bit
7.15
7.14
7.13
7.12
7.11
7.10:0
ANNPTR (Auto-Negotiation Next Page Transmit Register,
Address 0x07)
Table 30. ANNPTR (Auto-Negotiation Next Page Transmit Register, Address 0x07)
Name
RW
Default Description
Next Page
RW
0
Next Page Indication.
0: No more next pages to send
1: More next pages to send
Transmit Code Word Bit 15.
RSVD
RO
0
Transmit Code Word Bit 14.
Message Page
RW
1
Message Page.
0: Unformatted Page
1: Message Page
Transmit Code Word Bit 13.
Acknowledge 2
RW
0
Acknowledge2.
0: Local device has no ability to comply with the
message received
1: Local device has the ability to comply with the
message received
Transmit Code Word Bit 12.
Toggle
RO
0
Toggle Bit.
Transmit Code Word Bit 11.
Message/Unformatted Field
RW
0x001
Content of Message/Unformatted Page.
Transmit Code Word Bit 10:0.
Integrated 10/100/1000M Ethernet Transceiver
36
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.9.
ANNPRR (Auto-Negotiation Next Page Receive Register,
Address 0x08)
Table 31. ANNPRR (Auto-Negotiation Next Page Receive Register, Address 0x08)
Bit
Name
RW
Default Description
8.15
Next Page
RO
0
Received Link Code Word Bit 15.
8.14
Acknowledge
RO
0
Received Link Code Word Bit 14.
8.13
Message Page
RO
0
Received Link Code Word Bit 13.
8.12
Acknowledge 2
RO
0
Received Link Code Word Bit 12.
8.11
Toggle
RO
0
Received Link Code Word Bit 11.
8.10:0 Message/Unformatted Field
RO
0x00
Received Link Code Word Bit 10:0.
Note: Register 8 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed.
8.4.10. GBCR (1000Base-T Control Register, Address 0x09)
Table 32. GBCR (1000Base-T Control Register, Address 0x09)
Bit
Name
RW
Default Description
9.15:13 Test Mode
RW
0
Test Mode Select.
000: Normal Mode
001: Test Mode 1 – Transmit Jitter Test
010: Test Mode 2 – Transmit Jitter Test (MASTER mode)
011: Test Mode 3 – Transmit Jitter Test (SLAVE mode)
100: Test Mode 4 – Transmit Distortion Test
101, 110, 111: Reserved
9.12
MASTER/SLAVE Manual
RW
0
Enable Manual Master/Slave Configuration.
Configuration Enable
1: Manual MASTER/SLAVE configuration
0: Automatic MASTER/SLAVE
9.11
MASTER/SLAVE
RW
0
Advertise Master/Slave Configuration Value.
Configuration Value
1: Manual configure as MASTER
0: Manual configure as SLAVE
9.10
Port Type
RW
0
Advertise Device Type Preference.
1: Prefer multi-port device (MASTER)
0: Prefer single port device (SLAVE)
9.9
1000Base-T Full Duplex
RW
1
Advertise 1000Base-T Full-Duplex Capability.
1: Advertise
0: Do not advertise
9.8
RSVD
RW
0
Reserved.
9.7:0
RSVD
RO
0
Reserved.
Note 1: Values set in register 9.12:9 have no effect unless Auto-Negotiation is restarted (Reg0.9) or the link goes down.
Note 2: Bits 9.11 and 9.10 are ignored when bit 9.12=0.
Integrated 10/100/1000M Ethernet Transceiver
37
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.11. GBSR (1000Base-T Status Register, Address 0x0A)
Bit
10.15
Table 33. GBSR (1000Base-T Status Register, Address 0x0A)
Name
RW
Default Description
MASTER/SLAVE
RO, RC
0
Master/Slave Manual Configuration Fault Detected.
Configuration Fault
1: MASTER/SLAVE configuration fault detected
0: No MASTER/SLAVE configuration fault detected
Master/Slave Configuration Result.
1: Local PHY configuration resolved to MASTER
0: Local PHY configuration resolved to SLAVE
10.13 Local Receiver Status
RO
0
Local Receiver Status.
1: Local Receiver OK
0: Local Receiver Not OK
10.12 Remote Receiver Status
RO
0
Remote Receiver Status.
1: Remote Receiver OK
0: Remote Receiver Not OK
10.11 Link Partner 1000Base-T
RO
0
Link Partner 1000Base-T Full Duplex Capability.
Full Duplex Capability
1: Link Partner is capable of 1000Base-T full duplex
0: Link Partner is not capable of 1000Base-T full duplex
10.10 Link Partner 1000Base-T
RO
0
Link Partner 1000Base-T Half Duplex Capability.
Half Duplex Capability
1: Link Partner is capable of 1000Base-T half duplex
0: Link Partner is not capable of 1000Base-T half duplex
10.9:8 RSVD
RO
00
Reserved.
10.7:0 Idle Error Count
RO, RC
0x00
MSB of Idle Error Counter.
The counter stops automatically when it reaches 0xff.
Note 1: Values set in register 10.11:10 are not valid until register 6.1 is set to 1.
Note 2: Register 10 is not valid until the Auto-Negotiation complete bit 1.5 indicates completed.
10.14
MASTER/SLAVE
Configuration Resolution
RO
0
8.4.12. MACR (MMD Access Control Register, Address 0x0D)
Table 34. MACR (MMD Access Control Register, Address 0x0D)
Bit
Name
RW
Default
Description
13.15:14 Function
WO
0
00: Address
01: Data with no post increment
10: Data with post increment on reads and writes
11: Data with post increment on writes only
13.13:5 RSVD
RO
000000000 Reserved.
13.4:0 DEVAD
WO
0
Device Address.
Note 1: This register is used in conjunction with the MAADR (Register 14) to provide access to the MMD address space.
Note 2: If the MAADR accesses for address (Function=00), then it is directed to the address register within the MMD
associated with the value in the DEVAD field.
Note 3: If the MAADR accesses for data (Function≠00), both the DEVAD field and MMD’s address register direct the
MAADR data accesses to the appropriate registers within the MMD.
Integrated 10/100/1000M Ethernet Transceiver
38
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.13. MAADR (MMD Access Address Data Register, Address 0x0E)
Table 35. MAADR (MMD Access Address Data Register, Address 0x0E)
Name
RW Default Description
Address Data
RW
0x0000 13.15:14 = 00
Æ MMD DEVAD’s address register
13.15:14 = 01, 10, or 11
Æ MMD DEVAD’s data register as indicated by the contents of its
address register
Note: This register is used in conjunction with the MACR (Register 13; Table 34) to provide access to the MMD address
space.
Bit
14.15:0
8.4.14. GBESR (1000Base-T Extended Status Register, Address 0x0F)
Bit
15.15
15.14
15.13
15.12
15.11:0
Table 36. GBESR (1000Base-T Extended Status Register, Address 0x0F)
Name
RW Default Description
1000Base-X FD RO
0
0: Not 1000Base-X full duplex capable
1000Base-X HD RO
0
0: Not 1000Base-X half duplex capable
1000Base-T FD
RO
1
1: 1000Base-T full duplex capable
1000Base-T HD RO
1
1: 1000Base-T half duplex capable
RSVD
RO
0x000
Reserved.
8.4.15. PHYCR (PHY Specific Control Register, Address 0x10)
Table 37. PHYCR (PHY Specific Control Register, Address 0x10)
Bit
Name
RW
Default Description
16.15 Disable RXC
RW
0
Disable RXC Clock Output.
16.14:12 Select FPR Fail
RW
000
Select Signal for ‘LPRFAIL’ (10M Link Pulse Receive Status).
16.11 Assert CRS on Transmit RW 1 (GMII) 1: Assert CRS on transmit
0 (RGMII) 0: Never assert CRS on transmit
16.10 Force Link Good
RW
0
1: Force link good
0: Normal operation
16.9:8 RSVD
RW
01
Reserved.
16.7
RSVD
RW
0
Reserved.
16.6
Enable Crossover
RW
1
1: Enable Auto-crossover mechanism
After setting MDI/MDIX, perform PHY reset (register0,
bit[15]=1)
16.5
MDI Mode
RW
1
Used to Determine MDI/MDIX Mode when Auto-Crossover is
Disabled.
Note:
Method 1 (Set Reg16.6=0 to disable auto crossover)
0: MDI mode
1: MDIX mode
Method 2 (Set ExtPage45_24.5=1 to disable auto-crossover)
0: MDIX mode
1: MDI mode
Integrated 10/100/1000M Ethernet Transceiver
39
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Bit
16.4
Name
Disable CLK125
RW
RW
Default
0
Description
1: CLK125 remains at logic Low
0: CLK125 Toggling Enabled
16.3:1 RSVD
RW
111
Reserved.
16.0
Disable Jabber
RW
0
1: Disable jabber function
0: Enable jabber function
Note 1: There are two methods to disable auto-crossover and force MDI or MDIX mode.
Method 1:
Step 1: Set Enable Crossover Reg16 bit[6]=0 (Disables auto-crossover) and set MDI Reg16 bit[5]=1 (MDIX) or 0 (MDI).
Step 2: Set PHY reset Reg0 bit[15]=1.
Method 2:
Set Disable Crossover ExtPage45 Reg24, bit[5]=1 (Disables auto-crossover) and set MDI Reg16, bit[5]=1 (MDI) or
0 (MDIX).
Note 2: To write ExtPage 45_Reg.24 bit[5]=1:
a. Write Reg31, Data=0x0007 (page 7).
b. Write Reg30, Data=0x002d (Extension page 45).
c. Write Reg24, bit[5]=1.
8.4.16. PHYSR (PHY Specific Status Register, Address 0x11)
Table 38. PHYSR (PHY Specific Status Register, Address 0x11)
Bit
Name
RW Default Description
17.15:14 Speed
RO
01
Link Speed.
11: Reserved
10: 1000Mbps
01: 100Mbps
00: 10Mbps
17.13 Duplex
RO
0
Full/Half Duplex Mode.
1: Full duplex
0: Half duplex
17.12 Page Received
RC
0
New Page Received.
1: Page received
0: Page not received
17.11 Speed and Duplex
RO
0
Speed and Duplex Mode Resolved.
Resolved
1: Resolved
0: Not resolved
17.10 Link (Real Time)
RO
0
Real Time Link Status.
1: Link OK
0: Link not OK
17.9:7 RSVD
RO
000
Reserved.
17.6
MDI Crossover Status
RO
0
MDI/MDI Crossover Status.
1: MDI Crossover
0: MDI
17.5:2 RSVD
RW
0000 Reserved.
17.1
pre_linkok
RO
0
Reflects Local Receiver is OK.
0: Receiver is not OK
1: Receiver is OK
17.0
Jabber (Real Time)
RO
0
Real Time Jabber Indication.
1: Jabber Indication
0: No jabber Indication
Integrated 10/100/1000M Ethernet Transceiver
40
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.17. INER (Interrupt Enable Register, Address 0x12)
Table 39. INER (Interrupt Enable Register, Address 0x12)
Name
RW
Default Description
Auto-Negotiation Error Interrupt
RW
1
1: Interrupt Enable
0: Interrupt Disable
Setting this bit to 0 only masks an auto-negotiation
error interrupt event in the INTB pin.
Reg19 Bit15 (section 8.4.18, page 42) always
reflects the auto-negotiation error interrupt
behavior.
18.14:13 RSVD
RW
00
Reserved.
18.12 Page Received Interrupt
RW
1
1: Interrupt Enable
0: Interrupt Disable
Setting this bit to 0 only masks a page received
interrupt event in the INTB pin.
Reg19 Bit12 (section 8.4.18, page 42) always
reflects the page received interrupt behavior.
18.11 Auto-Negotiation Completed
RW
1
1: Interrupt Enable
0: Interrupt Disable
Interrupt
Setting this bit to 0 only masks an auto-negotiation
completed interrupt event in the INTB pin.
Reg19 Bit11 (section 8.4.18, page 42) always
reflects the auto-negotiation completed interrupt
behavior.
18.10 Link Status Change Interrupt
RW
1
1: Interrupt Enable
0: Interrupt Disable
Setting this bit to 0 only masks a link status change
interrupt event in the INTB pin.
Reg19 Bit10 (section 8.4.18, page 42) always
reflects the link change interrupt behavior.
18.9
Symbol Error Interrupt
RW
1
1: Interrupt Enable
0: Interrupt Disable
Setting this bit to 0 only masks a symbol error
interrupt event in the INTB pin.
Reg19 Bit9 (section 8.4.18, page 42) always reflects
the symbol error interrupt behavior.
18.8
False Carrier Interrupt
RW
1
1: Interrupt Enable
0: Interrupt Disable
Setting this bit to 0 only masks a false carrier
interrupt event in the INTB pin.
Reg19 Bit8 (section 8.4.18, page 42) always reflects
the false carrier interrupt behavior.
18.7:1 RSVD
RW
0000000 Reserved.
18.0
Jabber Interrupt
RW
1
1: Interrupt Enable
0: Interrupt Disable
Setting this bit to 0 only masks a jabber interrupt
event in the INTB pin.
Reg19 Bit0 (section 8.4.18, page 42) always reflects
the jabber interrupt behavior.
Bit
18.15
Integrated 10/100/1000M Ethernet Transceiver
41
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.18. INSR (Interrupt Status Register, Address 0x13)
Bit
19.15
19.14:13
19.12
Table 40. INSR (Interrupt Status Register, Address 0x13)
Name
RW Default Description
Auto-Negotiation Error
RC
0
1: Auto-Negotiation Error
0: No Auto-Negotiation Error
RSVD
RC
00
Reserved.
Page Received
RC
0
1: Page (a new LCW) received
0: Page not received
19.11
Auto-Negotiation Completed
RC
19.10
19.9
19.8
19.7:1
19.0
Link Status Change
Symbol Error
False Carrier
RSVD
Jabber
RC
RC
RC
RC
0
1: Auto-Negotiation completed
0: Auto-Negotiation not completed
0
1: Link status changed
0: Link status not changed
0
1: Symbol error detected
0: No symbol error detected
0
1: False carrier
0: No false carrier detected
0000000 Reserved.
0
1: Jabber detected
0: No jabber detected
8.4.19. RXERC (Receive Error Counter, Address 0x18)
Table 41. RXERC (Receive Error Counter, Address 0x18)
Bit
Name
RW
Default Description
24.15:0 Receive Error Count
RC
0x0000 Receive Error Count.
Note: The RXERC register is read-cleared after a read.
8.4.20.
Bit
27.15:1
27.0
8.4.21.
LDPSR (Link Down Power Saving Register, Address 0x1B)
Table 42. LDPSR (Link Down Power Saving Register, Address 0x1B)
Name
RW
Default Description
RSVD
RO
0
Reserved.
Power Save Mode
RO
0
Link Down Power Saving Mode.
1: Reflects local device enters Link Down Power Saving Mode,
i.e., cable not plugged in (will be reflected after 3 sec)
0: With cable plugged in (will be reflected 21ms after plugging in)
EPAGSR (Extension Page Select Register, Address 0x1E)
Table 43. EPAGSR (Extension Page Select Register, Address 0x1E)
Bit
Name
RW
Default Description
30.15:8 RSVD
RW
0
Reserved.
30.7:0 ExtPageSel
RW
0x00
Extension Page Select (in HEX).
Note: This register is used in conjunction with the PAGSEL (Register 31) to provide access to the Extension Page space.
Values in this register are valid only if 31.2:0 (PageSel)=111.
Integrated 10/100/1000M Ethernet Transceiver
42
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.22. PAGSEL (Page Select Register, Address 0x1F)
Bit
31.15:3
31.2:0
Name
RSVD
PageSel
Table 44. PAGSEL (Page Select Register, Address 0x1F)
RW
Default Description
RW
0
Reserved.
RW
000
Page Select Signal.
000: Page 0 (default page)
001: Page 1
010: Page 2
011: Page 3
100: Page 4
101: Page 5
110: Page 6
111: Extension page
8.4.23. PC1R (PCS Control 1 Register, MMD Device 3, Address 0x00)
Table 45. PC1R (PCS Control 1 Register, MMD Device 3, Address 0x00)
Bit
Name
RW
Default Description
3.0.15:11 RSVD
RW
0
Reserved.
3.0.10 Clock Stop Enable
RW
0
1: PHY stops RXC in LPI
0: RXC not stoppable
3.0.9:0 RSVD
RW
0
Reserved.
8.4.24. PS1R (PCS Status1 Register, MMD Device 3, Address 0x01)
Table 46. PS1R (PCS Status 1 Register, MMD Device 3, Address 0x01)
Bit
Name
RW
Default Description
3.1.15:12 RSVD
RO
0
Reserved.
3.1.11 TX LPI Received
RO, LH
0
1: TX PCS has received LPI
0: LPI not received
3.1.10 RX LPI Received
RO,LH
0
1: RX PCS has received LPI
0: LPI not received
3.19
TX LPI Indication
RO
0
1: TX PCS is currently receiving LPI
0: TX PCS is not currently receiving LPI
3.1.8
RX LPI Indication
RO
0
1: RX PCS is currently receiving LPI
0: RX PCS is not currently receiving LPI
3.1.7
RSVD
RO
0
Reserved.
3.1.6
Clock Stop Capable
RO
1
1: MAC stops TXC in LPI
0: TXC not stoppable
3.1.5:0 RSVD
RO
0
Reserved.
Integrated 10/100/1000M Ethernet Transceiver
43
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.25. EEECR (EEE Capability Register, MMD Device 3, Address 0x14)
Table 47. EEECR (EEE Capability Register, MMD Device 3, Address 0x14)
Bit
Name
RW
Default Description
3.20.15:3 RSVD
RO
0
Reserved.
3.20.2 1000BASE-T EEE
RO
1
1: EEE is supported for 1000Base-T EEE
0: EEE is not supported for 1000Base-T EEE
3.20.1 100BASE-TX EEE
RO
1
1: EEE is supported for 100Base-TX EEE
0: EEE is not supported for 100Base-TX EEE
3.20.0 RSVD
RO
0
Reserved.
8.4.26. EEEWER (EEE Wake Error Register, MMD Device 3,
Address 0x16)
Table 48. EEEWER (EEE Wake Error Register, MMD Device 3, Address 0x16)
Bit
Name
RW Default Description
3.22.15:0 EEE Wake Error
RC
0
Used by PHY types that support EEE to count wake time faults
Counter
where the PHY fails to complete its normal wake sequence within
the time required for the specific PHY type .
8.4.27. EEEAR (EEE Advertisement Register, MMD Device 7,
Address 0x3c)
Table 49. EEEAR (EEE Advertisement Register, MMD Device 7, Address 0x3c)
Bit
Name
RW Default Description
7.60.15:3 RSVD
RW
0
Reserved.
7.60.2 1000BASE-T EEE
RW
1
Advertise 1000Base-T EEE Capability.
1: Advertise
0: Do not advertise
7.60.1 100BASE-TX EEE
RW
1
Advertise 100Base-TX EEE Capability.
1: Advertise
0: Do not advertise
7.60.0 RSVD
RW
0
Reserved.
8.4.28. EEELPAR (EEE Link Partner Ability Register, MMD Device 7,
Address 0x3d)
Table 50. EEELPAR (EEE Link Partner Ability Register, MMD Device 7, Address 0x3d)
Bit
Name
RW Default Description
7.61.15:3 RSVD
RO
0
Reserved.
7.61.2 LP 1000BASE-T EEE
RO
0
1: Link Partner is capable of 1000Base-T EEE
0: Link Partner is not capable of 1000Base-T EEE
7.61.1 LP 100BASE-TX EEE
RO
0
1: Link Partner is capable of 100Base-TX EEE
0: Link Partner is not capable of 100Base-TX EEE
7.61.0 RSVD
RO
0
Reserved.
Integrated 10/100/1000M Ethernet Transceiver
44
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
8.4.29. LACR (LED Action Control Register, ExtPage 0x2c, Address 0x1a)
Table 51. LACR (LED Action Control Register, ExtPage 0x2c, Address 0x1a)
Name
RW
Default Description
RSVD
RO
0
Reserved.
LEDActCtrl
RW
101
LED Blinking Mode Setting.
1: Blinking mode
0: Steady mode
3:0
RSVD
RO
0
Reserved.
Note: This register is used in conjunction with the LED Control Register (ExtPage 44, Register 28).
Bit
15:7
6:4
8.4.30. LCR (LED Control Register, ExtPage 0x2c, Address 0x1c)
Table 52. LCR (LED Control Register, ExtPage 0x2c, Address 0x1c)
Bit
Name
RW
Default Description
15:11
RSVD
RO
0
Reserved.
10:8
LED2 Control
RO
111
LED2 Control Bits.
7
RSVD
RO
0
Reserved.
6:4
LED1 Control
RO
111
LED1 Control Bits.
3
RSVD
RO
0
Reserved.
2:0
LED0 Control
RO
000
LED0 Control Bits.
Note: This register is used in conjunction with the LED Action Control Register (ExtPage 44, Register 26).
8.4.31. ACCR (Auto-Crossover Control Register, ExtPage 0x2d,
Address 0x18)
Bit
15:6
5
4:0
Table 53. ACCR (Auto-Crossover Control Register, ExtPage 0x2d, Address 0x18)
Name
RW
Default Description
RSVD
RO
0
Reserved.
Disable Crossover
RW
0
1: Disable Auto-crossover and determine MDI/MDIX mode via
bit 16.5.
RSVD
RO
0
Reserved.
Integrated 10/100/1000M Ethernet Transceiver
45
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
9. Switching Regulator
The RTL8211E-VB(VL)/RTL8211EG-VB incorporates a state-of-the-art switching regulator that requires
a well-designed PCB layout in order to achieve good power efficiency and lower the output voltage ripple
and input overshoot. The switching regulator 1.05V output pin (REG_OUT) should be connected only to
DVDD10 and AVDD10 (do not provide this power source to other devices).
9.1. PCB Layout
•
The input 3.3V power trace connected to VDDREG must be wider than 40mils
•
The bulk de-coupling capacitors (Cin1 and Cin2) must be placed within 200mils (0.5cm) of VDDREG
to prevent input voltage overshoot
•
The output power trace out of REG_OUT must be wider than 60mils
•
Lx (2.2µH/4.7µH) must be kept within 200mils (0.5cm) of REG_OUT
•
Cout1 and Cout2 must be kept within 200mils (0.5cm) of Lx to ensure stable output power and better
power efficiency
•
For switching regulator stability, the capacitor Cout1 and Cout2 must be a ceramic (X5R) capacitor.
Cin1 and Cin2 are recommended to be ceramic capacitors
•
Place Lx and Cin1 on the same layer as the RTL8211E-VB(VL)/RTL8211EG-VB. Do not use vias on
VDDREG and REG_OUT traces
Note: Violation of the above rules will damage the IC.
Figure 11. Switching Regulator
Integrated 10/100/1000M Ethernet Transceiver
46
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
9.2. Inductor and Capacitor Parts List
Table 54. Inductor and Capacitor Parts List
Inductor Type
Inductance
Max IDC (mA)
Variation
Output Ripple (mV)
GLK2510P-2R2M
2.2µH
1000
≤ 20%
(See Figure 15, Figure 16)
GLK2510P-4R7M
4.7µH
750
≤ 20%
(See Figure 17, Figure 18)
GTSD32P-2R2M
2.2µH
1500
≤ 20%
(See Figure 19)
Note 1: The ESR is equivalent to RDC or DCR. Lower ESR inductor values will promote a higher-efficiency switching
regulator.
Note 2: The power inductor used by the switching regulator must be able to withstand 600mA of current.
Note 3: Typically, if the power inductor’s ESR at 1MHz is below 0.8Ω, the switching regulator efficiency will be above 75%.
However the actual switching regulator efficiency should be measured according to the method described in section 9.4
Efficiency Measurement, page 54.
Note 4: If the inductor does not meet this requirement, it may damage the switching regulator. Refer to the RTL8211E_EG
inductor Approved Vendor List (AVL) for details.
Capacitor Type
Capacitance
ESR at 1MHz (mΩ)
Output Ripple (mV)
4.7µF 0805 X5R TDK
4.838
40.28
(See Figure 15, Figure 17)
10µF 0603 X5R YAGEO
11.956
58.29
(See Figure 16, Figure 18)
Note: Capacitors (Cin1 & Cin2) must be ceramic due to their low ESR value. Lower ESR values will yield lower output
voltage ripple.
Integrated 10/100/1000M Ethernet Transceiver
47
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
9.3. Measurement Criteria
In order for the switching regulator to operate properly, the input and output voltage measurement criteria
must be met. From the input side, the voltage overshoot cannot exceed 4V; otherwise the chip may be
damaged. Note that the voltage signal must be measured directly at the VDDREG pin, not at the capacitor.
In order to reduce the input voltage overshoot, the Cin1 and Cin2 must be placed close to the VDDREG pin.
The following figures show what a good input voltage and a bad one look like.
Figure 12. Input Voltage Overshoot 4V (Bad)
Integrated 10/100/1000M Ethernet Transceiver
48
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
From the output side measured at the REG_OUT pin, the voltage ripple must be within
100mV peak-to-peak. Choosing different types and values of input and output capacitor (Cin1, Cin2;
Cout1, Cout2) and power inductor (Lx) will seriously affect the efficiency and output voltage ripple of
switching regulators. The following figures show the effects of different types of capacitors on the
switching regulator’s output voltage.
The blue square wave signal (top row) is measured at the output of the REG_OUT pin before the power
inductor (Lx). The yellow signal (second row) is measured after the power inductor (Lx), and shows there is
a voltage ripple. The green signal (lower row) is the current. Data in the following figures was measured at
gigabit speed.
Figure 14. Ceramic 10µF 0603 (X5R) (Good)
Figure 15. L=GLK2510P-2R2M, C=Ceramic 4.7µF 0805 X5R TDK (Ripple 12.4mV)
Integrated 10/100/1000M Ethernet Transceiver
49
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Figure 16. L=GLK2510P-2R2M, C=Ceramic 10µF 0603 X5R YAGEO (Ripple 13.2mV)
Figure 17. L=GLK2510P-4R7M, C=Ceramic 4.7µF 0805 X5R TDK (Ripple 12mV)
Integrated 10/100/1000M Ethernet Transceiver
50
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Figure 18. L=GLK2510P-4R7M, C=Ceramic 10µF 0603 X5R YAGEO (Ripple 11.2mV)
Figure 19. L=GTSD32P-2R2M, C=Ceramic 4.7µF 0805 X5R TDK (Ripple 9.2mV)
Integrated 10/100/1000M Ethernet Transceiver
51
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Figure 20. Ceramic 10µF (Y5V) (Bad)
A ceramic 10µF (X5R) will have a lower voltage ripple compared to an electrolytic 100µF. The key to
choosing a proper output capacitor is to choose the lowest ESR to reduce the output voltage ripple.
Choosing a ceramic 10µF (Y5V) in this case will cause malfunction of the switching regulator. Placing
several Electrolytic capacitors in parallel will help lower the output voltage ripple.
Figure 21. Electrolytic 100µF (Ripple Too High)
Integrated 10/100/1000M Ethernet Transceiver
52
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
The following figures show how different inductors affect the REG_OUT output waveform. The typical
waveform should look like Figure 22, which has a square waveform with a dip at the falling edge and the
rising edge. If the inductor is not carefully chosen, the waveform may look like Figure 23, where the
waveform looks like a distorted square. This will cause insufficient current supply and will undermine the
stability of the system at gigabit speed. Data in the following figures was measured at gigabit speed
Figure 22. GTSD32P-2R2M (Good)
Figure 23. 1µH Bead (Bad)
Integrated 10/100/1000M Ethernet Transceiver
53
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
9.4. Efficiency Measurement
The efficiency of the switching regulator is designed to be above 75% in gigabit traffic mode. It is very
important to choose a suitable inductor before Gerber certification, as the Inductor ESR value will affect the
efficiency of the switching regulator. An inductor with a lower ESR value will result in a higher-efficiency
switching regulator.
The efficiency of the switching regulator is easily measured using the following method.
Figure 24 shows two checkpoints, checkpoint A (CP_A) and checkpoint B (CP_B). The switching
regulator input current (Icpa) should be measured at CP_A, and the switching regulator output current
(Icpb) should be measured at CP_B.
To determine efficiency, apply the following formula:
Efficiency = Vcpb*Icpb / Vcpa*Icpa
Where Vcpb is 1.05V; Vcpa is 3.3V. The measurements should be performed in gigabit traffic mode.
For example: The inductor used in the evaluation board is a GOTREND GTSD32-4R7M:
•
The ESR value @ 1MHz is approximately 0.712ohm
•
The measured Icpa is 101mA at CP_A
•
The measured Icpb is 263mA at CP_B
These values are measured in gigabit traffic mode, so the efficiency of the GOTREND GTSD32-4R7M can
be calculated as follows:
Efficiency = (1.05V*263mA) / (3.3V*101mA) = 0.823 = 82.3%.
We strongly recommend that when choosing an inductor for the switching regulator, the efficiency should
be measured, and that the inductor should yield an efficiency rating higher than 75%. If the efficiency does
not meet this requirement, there may be risk to the switching regulator reliability in the long run.
CP_A
CP_B
Figure 24. Switching Regulator Efficiency Measurement Checkpoint
Integrated 10/100/1000M Ethernet Transceiver
54
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
9.5. Power Sequence
Figure 25. Power Sequence
Table 55. Power Sequence parameter
Symbol
Description
Min
Typical
Max
Units
Rt1
3.3V Rise Time
1
100
ms
Rt1
2.5/1.8/1.5V RGMII Rise Time
100
ms
Rt2
3.3V Off Time
100
ms
Rt3
Core Logic Ready Time
20
ms
Note 1: The RTL8211E-VB(VL)/RTL8211EG-VB does not support fast 3.3V rising. The 3.3V rise time must be controlled
over 1ms. If the rise time is too short, it will induce a peak voltage in VDDREG which may cause permanent damage to the
switching regulator.
Note 2: If there is any action that involves consecutive ON/OFF toggling of the switching-regulator source (3.3V), the
design must make sure the OFF state of both the switching-regulator source (3.3V) and output (1.05V) reach 0V, and the
time period between the consecutive ON/OFF toggling action must be longer than 100ms.
Note 3: When using an external oscillator or clock source, on stopping the clock source the
RTL8211E-VB(VL)/RTL8211EG-VB must also be powered off.
Note 4: 2.5V (or 1.8/1.5V) RGMII power should be risen simultaneously or slightly earlier than 3.3V power. Rising 2.5V (or
1.8/1.5V) power later than 3.3V power may lead to errors.
Integrated 10/100/1000M Ethernet Transceiver
55
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10. Characteristics
10.1. Absolute Maximum Ratings
WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the
device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise
specified.
Table 56. Absolute Maximum Ratings
Symbol
Description
Minimum
Maximum
VDD33, AVDD33
Supply Voltage 3.3V
-0.4
3.7
AVDD10, DVDD10
Supply Voltage 1.05V
-0.1
1.26
2.5V RGMII/GMII
Supply Voltage 2.5V
-0.2
2.8
1.8V RGMII
Supply Voltage 1.8V
-0.2
2.3
1.5V RGMII
Supply Voltage 1.5V
-0.2
2.0
DCinput
Input Voltage
-0.5
Corresponding Supply Voltage + 0.5
DCoutput
Output Voltage
-0.3
Corresponding Supply Voltage + 0.5
NA
Storage Temperature
-55
+125
Note: Refer to the most updated schematic circuit for correct configuration.
Unit
V
V
V
V
V
V
V
°C
10.2. Recommended Operating Conditions
Table 57. Recommended Operating Conditions
Pins
Minimum
Typical
DVDD33, AVDD33
2.97
3.3
AVDD10, DVDD10
0.95
1.05
2.5V RGMII/GMII
2.4
2.5
1.8V RGMII
1.5
1.8
1.5V RGMII
1.43
1.5
Ambient Operating Temperature TA
0
Maximum Junction Temperature
Description
Supply Voltage VDD
Integrated 10/100/1000M Ethernet Transceiver
56
Maximum
3.63
1.09
2.62
2.2
1.9
70
125
Unit
V
V
V
V
V
°C
°C
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.3. Crystal Requirements
Table 58. Crystal Requirements
Symbol
Description/Condition
Minimum
Fref
Parallel Resonant Crystal Reference Frequency,
Fundamental Mode, AT-Cut Type.
Fref Stability
Parallel Resonant Crystal Frequency Stability,
-30
Fundamental Mode, AT-Cut Type. Ta=0°C~70°C.
Fref Tolerance
Parallel Resonant Crystal Frequency Tolerance,
-50
Fundamental Mode, AT-Cut Type. Ta=25°C.
Fref Duty Cycle
Reference Clock Input Duty Cycle.
40
ESR
Equivalent Series Resistance.
DL
Drive Level.
Jitter
Broadband Peak-to-Peak Jitter1, 2
Note 1: 25KHz to 25MHz RMS < 3ps.
Note 2: Broadband RMS < 9ps.
Typical
25
Maximum
-
Unit
MHz
-
+30
ppm
-
+50
ppm
-
60
30
0.5
200
%
Ω
mW
ps
Maximum
30
50
60
200
3.45
10
10
70
Unit
MHz
ppm
ppm
%
ps
V
ns
ns
°C
10.4. Oscillator/External Clock Requirements
Table 59. Oscillator/External Clock Requirements
Parameter
Condition
Minimum
Typical
Frequency
25/50
Frequency Stability
Ta = 0°C~70°C
-30
Frequency Tolerance
Ta = 25°C
-50
Duty Cycle
40
1, 2
Broadband Peak-to-Peak Jitter
Vpeak-to-peak
3.15
3.3
Rise Time (10%~90%)
Fall Time (10%~90%)
Operating Temperature Range
0
Note 1: 25KHz to 25MHz RMS < 3ps.
Note 2: Broadband RMS < 9ps.
Integrated 10/100/1000M Ethernet Transceiver
57
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.5. DC Characteristics
Table 60. DC Characteristics
Parameter
Conditions
Minimum
3.3V Supply Voltage
2.97
Symbol
VDD33, AVDD33
1. MDIO (Table 5)
2. RGMII/GMII I/O
(Table 3/Table 4)
1. MDIO (Table 5)
2. RGMII I/O
(Table 3)
1. MDIO (Table 5)
2. RGMII I/O
(Table 3)
DVDD10,
AVDD10
Voh (3.3V)
Voh (2.5V)
Voh (1.8V)
Voh (1.5V)
Vol (3.3V)
Vol (2.5V)
Vol (1.8V)
Vol (1.5V)
Vih (3.3V)
Vil (3.3V)
Vih (2.5V)
Vil (2.5V)
Vih (1.8V)
Vil (1.8V)
Vih (1.5V)
Vil (1.5V)
Minimum High Level Output Voltage
Minimum High Level Output Voltage
Minimum High Level Output Voltage
Minimum High Level Output Voltage
Maximum Low Level Output Voltage
Maximum Low Level Output Voltage
Maximum Low Level Output Voltage
Maximum Low Level Output Voltage
Minimum High Level Input Voltage
Maximum Low Level Input Voltage
Minimum High Level Input Voltage
Maximum Low Level Input Voltage
Minimum High Level Input Voltage
Maximum Low Level Input Voltage
Minimum High Level Input Voltage
Maximum Low Level Input Voltage
Iin
Input Current
Typical
3.3
Maximum
3.63
Units
V
2.5V RGMII/GMII Supply Voltage
-
2.37
2.5
2.62
V
1.5V RGMII Supply Voltage
-
1.43V
1.5V
1.9V
V
1.8V RGMII Supply Voltage
-
1.5V
1.8V
2.2V
V
1.05V Supply Voltage
-
0.95
1.05
1.09
V
Vin=VDD33
or GND
0.9*VDD33
0.9*VDD25
0.9*VDD18
0.9*VDD15
0
0
0
0
1.8
1.7
1.2
1.0
-
-
VDD33
VDD25
VDD18
VDD15
0.1*VDD33
0.1*VDD25
0.1*VDD18
0.1*VDD15
0.9
0.7
0.5
0.3
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
0
-
0.5
µA
Note: Pins not mentioned above remain at 3.3V.
Integrated 10/100/1000M Ethernet Transceiver
58
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.6. AC Characteristics
10.6.1. MDC/MDIO Timing
Figure 26. MDC/MDIO Setup, Hold Time, and Valid from MDC Rising Edge Time Definitions
MDC/MDIO Timing – Management Port
Figure 27. MDC/MDIO Management Timing Parameters
Symbol
t1
t2
t3
t4
t5
t6
Table 61. MDC/MDIO Management Timing Parameters
Description
Minimum
Maximum
MDC High Pulse Width
160
MDC Low Pulse Width
160
MDC Period
400
MDIO Setup to MDC Rising Edge
10
MDIO Hold Time from MDC Rising Edge
10
MDIO Valid from MDC Rising Edge
0
300
Integrated 10/100/1000M Ethernet Transceiver
59
Unit
ns
ns
ns
ns
ns
ns
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.6.2. MII Transmission Cycle Timing (RTL8211EG-VB Only)
Figure 28. MII Interface Setup/Hold Time Definitions
Figure 29 show an example of a packet transfer from MAC to PHY on the MII interface.
t3
VI H(min)
VI L(max)
TXCLK
t4
t1
t2
VI H(min)
VI L(max)
TXD[0:3]
TXEN
Figure 29. MII Transmission Cycle Timing
Symbol
t1, t2
t3
t4
Table 62. MII Transmission Cycle Timing
Minimum
100Mbps
40
10Mbps
40
TXCLK Period
100Mbps
10Mbps
TXEN, TXD[0:3]
100Mbps
0
Hold After TXCLK Rising Edge
10Mbps
0
Description
TXCLK Duty Cycle
Integrated 10/100/1000M Ethernet Transceiver
60
Typical
50
50
40
400
-
Maximum
60
60
25
25
Unit
%
%
ns
ns
ns
ns
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.6.3. MII Reception Cycle Timing (RTL8211EG-VB Only)
Figure 30 show an example of a packet transfer from PHY to MAC on the MII interface.
t3
V
RXCLK
V
t4
t5
t1
I H(min)
I L(max)
t2
RXD[0:3]
RXDV
RXER
V
V
I H(min)
I L(max)
Figure 30. MII Reception Cycle Timing
Symbol
t1, t2
t3
t4
t5
Table 63. MII Reception Cycle Timing
Minimum
100Mbps
40
10Mbps
40
RXCLK Period
100Mbps
10Mbps
RXER, RXDV, RXD[0:3] Setup to RXCLK
100Mbps
10
Rising Edge
10Mbps
10
RXER, RXDV, RXD[0:3] Hold After RXCLK
100Mbps
10
Rising Edge
10Mbps
10
Description
RXCLK Duty Cycle
Integrated 10/100/1000M Ethernet Transceiver
61
Typical
50
50
40
400
-
Maximum
60
60
-
Unit
%
%
ns
ns
ns
ns
ns
ns
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.6.4. GMII Timing Modes (RTL8211EG-VB Only)
tGCC
tF
tGCH
Vih
RxCLK, GTxCLK
tGCL
Vil
tGSUT
tGSUR
tGHTT
tGHTR
Vih
RxD[7:0], RxDV,
RxER, TxD[7:0],
TxEN
Vil
tR
Figure 31. GMII Timing
Symbol
tGCC
tGCH
tGCL
tR
tF
tGSUT
tGHTT
tGSUR
tGHTR
Table 64. GMII Timing Parameters
Description
Min
RxCLK Cycle Time
7.5
GTxCLK, RxCLK High Time
2.5
GTxCLK, RxCLK Low Time
2.5
GTxCLK, RxCLK Rise Time
GTxCLK, RxCLK Fall Time
2.5
RxD, RxDV, RxER Setup to ↑ of RxCLK
0.5
RxD, RxDV, RxER Hold from ↑ of RxCLK
2
TxD, TxEN Setup to ↑ of GTxCLK
0
TxD, TxEN Hold from ↑ of GTxCLK
Integrated 10/100/1000M Ethernet Transceiver
62
Typical
8
-
Max
8.5
1
1
-
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
10.6.5. RGMII Timing Modes
Timing for this interface will be such that the clock and data are generated simultaneously by the source of
the signals and therefore skew between the clock and data is critical to proper operation.
Figure 32 shows the effect of adding an internal delay to TXC when in RGMII mode.
Figure 32. RGMII Timing Modes (For TXC)
Integrated 10/100/1000M Ethernet Transceiver
63
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Figure 33 shows the effect of adding an internal delay to the RXC flow when in RGMII mode.
Figure 33. RGMII Timing Modes (For RXC)
Integrated 10/100/1000M Ethernet Transceiver
64
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
Symbol
TGCC
Duty_G
Duty_T
tR
tF
TsetupT
TholdT
TsetupR
TholdR
TskewT
TskewR
Table 65. RGMII Timing Parameters
Description
Min
Clock Cycle Duration (Giga)
7.2
Clock Cycle Duration (100Mbps)
36
Clock Cycle Duration (10Mbps)
360
Duty Cycle for Gigabit
45
Duty Cycle for 10/100T
40
RXC Rise Time (20%~80%)
RXC Fall Time (20%~80%)
Data to Clock Output Setup (at transmitter
1.2
integrated delay)
Data to Clock Output Hold (at transmitter
1.2
integrated delay)
Data to Clock Input Setup (at receiver integrated
1.0
delay)
Data to Clock Input Hold (at receiver integrated
1.0
delay)
Data to Clock Output Skew (at transmitter)
-0.5
Data to Clock Input Skew (at receiver)
1
This implies that PC board design will require
clocks to be routed such that an additional trace
delay of greater than 1.5ns and less than 2.0ns
will be added to the associated clock signal.
Integrated 10/100/1000M Ethernet Transceiver
65
Typical
8
40
400
50
50
2
Max
8.8
44
440
55
60
0.75
0.75
-
Units
ns
ns
ns
%
%
ns
ns
ns
2
-
ns
2
-
ns
2
-
ns
0
1.8
0.5
2.6
ns
ns
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
11. Mechanical Dimensions
11.1. RTL8211E-VB/RTL8211E-VL Mechanical Dimensions
(48-Pin QFN)
Integrated 10/100/1000M Ethernet Transceiver
66
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
11.2. Mechanical Dimensions Notes
(RTL8211E-VB/RTL8211E-VL)
Symbol
Dimension in mm
Min
Nom
Max
A
0.75
0.85
1.00
A1
0.00
0.02
0.05
A3
0.20REF
b
0.15
0.20
0.25
D/E
6.00BSC
D2/E2
4.15
4.4
4.65
e
0.40BSC
L
0.30
0.40
0.50
Note 1: CONTROLLING DIMENSION: MILLIMETER (mm).
Note 2: REFERENCE DOCUMENT: JEDEC MO-220.
Integrated 10/100/1000M Ethernet Transceiver
Min
0.030
0.000
0.006
0.163
0.012
67
Dimension in inch
Nom
0.034
0.001
0.008REF
0.008
0.236BSC
0.173
0.016BSC
0.016
Max
0.039
0.002
0.010
0.183
0.020
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
11.3. RTL8211EG-VB Mechanical Dimensions (64-Pin QFN)
Integrated 10/100/1000M Ethernet Transceiver
68
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
11.4. Mechanical Dimensions Notes (RTL8211EG-VB)
Symbol
Dimension in mm
Min
Nom
Max
A
0.75
0.85
1.00
A1
0.00
0.02
0.05
A2
0.55
0.65
0.80
A3
0.20REF
b
0.18
0.25
0.30
D/E
9.00BSC
D1/E1
8.75BSC
D2/E2
3.55
3.80
4.05
e
0.50BSC
L
0.30
0.40
0.50
o
θ
0
14o
Note 1: CONTROLLING DIMENSION: MILLIMETER (mm).
Note 2: REFERENCE DOCUMENT: JEDEC MO-220.
Integrated 10/100/1000M Ethernet Transceiver
69
Min
0.030
0.000
0.022
0.007
0.140
0.012
0o
Dimension in inch
Nom
0.034
0.001
0.026
0.008REF
0.010
0.354BSC
0.344BSC
0.150
0.020BSC
0.016
-
Max
0.039
0.002
0.032
0.012
0.160
0.020
14o
Track ID: JATR-3375-16 Rev. 1.6
RTL8211E/RTL8211EG
Datasheet
12. Ordering Information
Table 66. Ordering Information
Part Number
RTL8211E-VB-CG
Package
48-Pin QFN with ‘Green’ Package (Supports 3.3V or 2.5V signaling for
RGMII/GMII)
RTL8211E-VL-CG
48-Pin QFN with ‘Green’ Package (Supports 1.5/1.8V RGMII)
RTL8211EG-VB-CG 64-Pin QFN with ‘Green’ Package (Supports 3.3V or 2.5V signaling for
RGMII/GMII)
Note: See page 6 (RTL8211E-VB/RTL8211E-VL) & 7 (RTL8211EG-VB) for package identification.
Status
MP
MP
MP
Realtek Semiconductor Corp.
Headquarters
No. 2, Innovation Road II
Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211 Fax: +886-3-577-6047
www.realtek.com
Integrated 10/100/1000M Ethernet Transceiver
70
Track ID: JATR-3375-16 Rev. 1.6
工商网监
湘ICP备2023018690号
