0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74AXP1T57DC-Q100H

74AXP1T57DC-Q100H

  • 厂商:

    NEXPERIA(安世)

  • 封装:

    VSSOP8_2X2.3MM

  • 描述:

    可配置多功能 可配置 1 电路 3 输入 VSSOP8

  • 数据手册
  • 价格&库存
74AXP1T57DC-Q100H 数据手册
74AXP1T57-Q100 Dual supply configurable multiple function gate Rev. 1 — 14 September 2016 Product data sheet 1. General description The 74AXP1T57-Q100 is a dual supply configurable multiple function gate with Schmitt-trigger inputs. It features three inputs (A, B and C), an output (Y) and dual supply pins (VCCI and VCCO). The inputs are referenced to VCCI and the output is referenced to VCCO. All inputs can be connected directly to VCCI or GND. VCCI can be supplied at any voltage between 0.7 V and 2.75 V and VCCO can be supplied at any voltage between 1.2 V and 5.5 V. This feature allows voltage level translation. The 74AXP1T57-Q100 can be configured as any of the following logic functions AND, OR, NAND, NOR, XNOR, inverter and buffer. This device ensures very low static and dynamic power consumption across the entire supply range and is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits  Automotive product qualification in accordance with AEC-Q100 (Grade 1)  Specified from 40 C to +85 C and from 40 C to +125 C  Wide supply voltage range:  VCCI: 0.7 V to 2.75 V  VCCO: 1.2 V to 5.5 V  Low input capacitance; CI = 0.6 pF (typical)  Low output capacitance; CO = 1.8 pF (typical)  Low dynamic power consumption; CPD = 0.6 pF at VCCI = 1.2 V (typical)  Low dynamic power consumption; CPD = 7.1 pF at VCCO = 3.3 V (typical)  Low static power consumption; ICCI = 0.5 A (85 C maximum)  Low static power consumption; ICCO = 1.8 A (85 C maximum)  High noise immunity  Complies with JEDEC standard:  JESD8-12A.01 (1.1 V to 1.3 V; A, B, C inputs)  JESD8-11A.01 (1.4 V to 1.6 V)  JESD8-7A (1.65 V to 1.95 V)  JESD8-5A.01 (2.3 V to 2.7 V)  JESD8-C (2.7 V to 3.6 V; Y output)  JESD12-6 (4.5 V to 5.5 V; Y output) 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate  ESD protection:  MIL-STD-883, method 3015 Class 2. Exceeds 2 kV  HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV  CDM JESD22-C101E exceeds 1000 V  Latch-up performance exceeds 100 mA per JESD78D Class II  Inputs accept voltages up to 2.75 V  Low noise overshoot and undershoot < 10% of VCCO  IOFF circuitry provides partial power-down mode operation 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name 74AXP1T57DC-Q100 40 C to +125 C Description Version VSSOP8 plastic very thin shrink small outline package; 8 leads; SOT765-1 body width 2.3 mm 4. Marking Table 2. Marking Type number Marking code[1] 74AXP1T57DC-Q100 rD [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram $ $    % % <  9&&, 9&&2  DDD Fig 1. <   & &  Logic symbol 74AXP1T57_Q100 Product data sheet DDD Fig 2. Logic diagram All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 2 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate 6. Pinning information 6.1 Pinning $;374 9&&,   9&&2 $   & %   < *1'   *1' DDD Fig 3. Pin configuration SOT765-1 6.2 Pin description Table 3. Pin description Symbol Pin Description VCCI 1 input supply voltage A, B, C 2, 3, 7 data input GND[1] 4, 5 ground (0 V) Y 6 data output VCCO 8 output supply voltage [1] All GND pins must be connected to ground (0 V). 7. Functional description Table 4. Function table[1] Supply voltage Input Output VCCI VCCO C B A Y 0.7 V to 2.75 V 1.2 V to 5.5 V L L L H 0.7 V to 2.75 V 1.2 V to 5.5 V L L H L 0.7 V to 2.75 V 1.2 V to 5.5 V L H L H 0.7 V to 2.75 V 1.2 V to 5.5 V L H H L 0.7 V to 2.75 V 1.2 V to 5.5 V H L L L 0.7 V to 2.75 V 1.2 V to 5.5 V H L H L 0.7 V to 2.75 V 1.2 V to 5.5 V H H L H 0.7 V to 2.75 V 1.2 V to 5.5 V H H H H GND 1.2 V to 5.5 V X X X Z 0.7 V to 2.75 V GND X X X Z GND GND X X X Z [1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state. 74AXP1T57_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 3 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate 7.1 Logic configurations Table 5. Function selection table Logic function Figure 2-input AND see Figure 4 2-input AND with both inputs inverted see Figure 7 2-input NAND with inverted input see Figure 5 and Figure 6 2-input OR with inverted input see Figure 5 and Figure 6 2-input NOR see Figure 7 2-input NOR with both inputs inverted see Figure 4 2-input XNOR see Figure 8 Inverter see Figure 9 Buffer see Figure 10 9&&, % & < % % & < 9&&2     &   <   9&&, % & < % % & < 9&&2     &   <   DDD DDD Fig 4. 2-input AND gate or 2-input NOR gate with both inputs inverted 9&&, $ & $ & < $ < Fig 5. 2-input NAND gate with input B inverted or 2-input OR gate with inverted C input 9&&2     &   <   9&&, $ & $ & < $ < 9&&2     &   <   DDD Fig 6. 2-input NAND gate with input C inverted or 2-input OR gate with inverted A input 74AXP1T57_Q100 Product data sheet DDD Fig 7. 2-input NOR gate or 2-input AND gate with both inputs inverted All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 4 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate 9&&, % & < % 9&&2     &   <   9&&, < $ 9&&2 $         DDD Fig 8. DDD 2-input XNOR gate Fig 9. Inverter 9&&, < % < % 9&&2         < DDD Fig 10. Buffer 8. Limiting values Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCCI input supply voltage VCCO output supply voltage IIK input clamping current VI input voltage IOK output clamping current output voltage VO Conditions VI < 0 V [1] VO < 0 V Active mode Power-down or 3-state mode IO output current ICCI input supply current VO = 0 V to VCCO Min Max Unit 0.5 +3.3 V 0.5 +6.0 50 - 0.5 +3.3 50 - V mA V mA [1][2] 0.5 [1] 0.5 +6.0 V - 25 mA - 50 mA VCCO + 0.5 V ICCO output supply current - 50 mA IGND ground current 50 - mA Tstg storage temperature 65 +150 C Ptot total power dissipation - 300 mW [1] Tamb = 40 C to +125 C The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] VCCO + 0.5 V should not exceed 6.0 V. [3] For VSSOP8 package: above 110 C the value of Ptot derates linearly with 8 mW/K. 74AXP1T57_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 5 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate 9. Recommended operating conditions Table 7. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max VCCI VCCO VI input voltage VO output voltage input supply voltage 0.7 2.75 V output supply voltage 1.2 5.5 V 0 2.75 V 0 VCCO V Tamb ambient temperature Active mode Power-down or 3-state mode Unit 0 5.5 V 40 +125 C 10. Static characteristics Table 8. Static characteristics At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V). Symbol Parameter Tamb = 40 C to +125 C Conditions Min VT+ VT VH positive-going threshold voltage VCCI = 0.75 V to 0.85 V 0.3VCCI - 0.8VCCI 0.8VCCI 0.8VCCI V VCCI = 1.1 V to 1.95 V 0.4VCCI - 0.7VCCI 0.7VCCI 0.7VCCI V VCCI = 2.3 V to 2.7 V 0.9 - 1.7 1.7 1.7 V 0.2VCCI - 0.7VCCI 0.7VCCI 0.7VCCI V VCCI = 1.1 V to 1.95 V 0.3VCCI - 0.6VCCI 0.6VCCI 0.6VCCI V VCCI = 2.3 V to 2.7 V 0.7 - 1.5 1.5 1.5 V VCCI = 0.75 V to 0.85 V 0.06VCCI - 0.5VCCI 0.5VCCI 0.5VCCI V VCCI = 1.1 V to 1.95 V 0.1VCCI - 0.4VCCI 0.4VCCI 0.4VCCI V 0.2 - 1.0 1.0 1.0 V - 1.05 - - - V IO = 3 mA; VCCO = 1.4 V 1.05 - - - - V IO = 4.5 mA; VCCO = 1.65 V 1.2 - - - - V IO = 8 mA; VCCO = 2.3 V 1.7 - - - - V IO = 10 mA; VCCO = 3.0 V 2.2 - - - - V IO = 12 mA; VCCO = 4.5 V 3.7 - - - - V see Figure 11 and Figure 12 VCCI = 2.3 V to 2.7 V VOH HIGH-level output voltage 74AXP1T57_Q100 Product data sheet Typ 25 C Max 25 C Max 85 C Max 125 C see Figure 11 and Figure 12 negative-going see Figure 11 and threshold Figure 12 voltage VCCI = 0.75 V to 0.85 V hysteresis voltage Unit IO = 2 mA; VCCO = 1.2 V [1] All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 6 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate Table 8. Static characteristics …continued At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V). Symbol Parameter Tamb = 40 C to +125 C Conditions Min VOL LOW-level output voltage IO = 2 mA; VCCO = 1.2 V [1] Unit Typ 25 C Max 25 C Max 85 C Max 125 C - 0.18 - - - V IO = 3 mA; VCCO = 1.4 V - - 0.35 0.35 0.35 V IO = 4.5 mA; VCCO = 1.65 V - - 0.45 0.45 0.45 V IO = 8 mA; VCCO = 2.3 V - - 0.7 0.7 0.7 V IO = 10 mA; VCCO = 3.0 V - - 0.8 0.8 0.8 V IO = 12 mA; VCCO = 4.5 V - - 0.8 0.8 0.8 V - 0.001 0.1 0.5 1.0 A - 0.001 0.1 0.5 2.0 A [1] II input leakage current VI = 0 V to 2.75 V; VCCI = 0 V to 2.75 V IOZ OFF-state output current VO = 0 V to 5.5 V; VCCO = 1.2 V to 5.5 V IOFF power-off leakage current inputs; VI = 0 V to 2.75 V; VCCI = 0 V; VCCO = 0 V to 5.5 V [1] - 0.01 0.1 0.5 2.0 A output; VO = 0 V to 5.5 V; VCCO = 0 V; VCCI = 0 V to 2.75 V; VI = 0 V to 2.75 V [1] - 0.01 0.1 0.5 2.0 A inputs; VI = 0 V or 2.75 V; VCCI = 0 V to 0.1 V; VCCO = 0 V to 5.5 V [1] - 0.02 0.1 0.5 2.0 A output; VO = 0 V or 5.5 V; VCCO = 0 V to 0.1 V; VCCI = 0 V to 2.75 V; VI = 0 V or 2.75 V [1] - 0.02 0.1 0.5 2.0 A IOFF [1] additional power-off leakage current Typical values are measured at VCCI = VCCO = 1.2 V unless otherwise specified. 92 9, 97 9+ 97 9, 9+ 97 97 Fig 11. Transfer characteristic 74AXP1T57_Q100 Product data sheet 92 PQD PQD Fig 12. Definition of VT+, VT, and VH All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 7 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate Table 9. Static characteristics supply current At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V). Symbol Parameter Tamb = 40 C to +125 C Conditions Unit Typ 25 C Max 25 C Typ 85 C Max 85 C Max 125 C ICCI input supply current ICCO ICCI output supply current additional input supply current VI = 0 V or VCCI; VCCI = 0.7 V to 1.3 V [1] 1 100 10 300 500 nA VCCI = 1.3 V to 2.75 V [2] 1 100 20 500 1000 nA VCCI = 2.75 V; VCCO = 0 V 1 100 20 500 1000 nA VCCI = 0 V; VCCO = 5.5 V 1 100 1 100 500 nA 0.001 1.0 0.01 1.2 1.3 A VI = 0 V or VCCI; IO = 0 A; see Table 10 VCCO = 1.2 V to 3.6 V [1] VCCO = 3.6 V to 5.5 V [3] 0.8 1.5 1.0 1.8 2.0 A VCCI = 2.75 V; VCCO = 0 V 0.001 0.1 0.003 0.2 0.5 A VCCI = 0 V; VCCO = 3.6 V 0.2 0.6 0.3 0.8 1.2 A VCCI = 0 V; VCCO = 5.5 V 0.4 0.8 0.5 1.0 1.5 A VI = VCCI  0.5 V; VCCI = 2.5 V 2 100 14 150 200 A [1] Typical values are measured at VCCI = VCCO = 1.2 V. [2] Typical values are measured at VCCI = VCCO = 2.5 V. [3] Typical values are measured at VCCI = 1.2 V and VCCO = 5.0 V. Table 10. VCCI Typical output supply current (ICCO ) VCCO Unit 0V 1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V 0V 0 1 5 20 100 200 400 nA 0.8 V 1 10 150 200 300 500 800 nA 1.2 V 1 1 5 200 300 500 800 nA 1.5 V 1 1 5 100 300 500 800 nA 1.8 V 1 1 5 100 300 500 800 nA 2.5 V 1 1 5 100 100 500 800 nA 74AXP1T57_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 8 of 18 © Nexperia B.V. 2017. All rights reserved xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx Nexperia 74AXP1T57_Q100 Product data sheet 11. Dynamic characteristics Table 11. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 20; for wave form, see Figure 13. Symbol Parameter VCCO[1] Conditions 1.2 V Typ 1.5 V  0.1 V Min Typ 1.8 V  0.15 V Max Min Typ Unit 2.5 V  0.2 V 3.3 V  0.3 V Max Min Typ Max Min Typ 5.0 V  0.5 V Max Min Typ Max Tamb = 25 C tpd propagation A, B and C to Y delay VCCI = 0.75 V to 0.85 V [2] 4 4 18 72 3 16 80 3 17 16.5 3.4 10.9 21.0 20 76 3.0 8.9 17.0 2.6 7.3 12.0 2.5 16 72 3 6.7 10.7 2.4 6.4 10.2 ns 92 ns VCCI = 1.4 V to 1.6 V 15.5 3.1 9.9 19.0 2.6 7.9 14.0 2.3 6.2 9.9 2.1 5.6 9.0 2.1 5.3 8.5 ns VCCI = 1.65 V to 1.95 V 15.0 2.6 9.4 18.0 2.1 7.4 12.5 1.7 5.7 9.3 1.6 5.1 8.3 1.5 4.8 7.9 ns VCCI = 2.3 V to 2.7 V 14.5 2.7 8.9 17.5 2.2 6.9 11.7 1.9 5.2 8.7 1.8 4.6 7.7 1.7 4.3 7.2 ns 25 3 20 151 3 18 148 2 16 167 2 16 194 2 17 225 ns VCCI = 1.1 V to 1.3 V 16.5 3.4 10.9 21.0 3.0 8.9 17.0 2.6 7.3 12.0 2.5 6.7 10.7 2.4 6.4 10.2 ns VCCI = 1.4 V to 1.6 V 15.5 3.1 9.9 19.0 2.6 7.9 14.0 2.3 6.2 9.9 2.1 5.6 9.0 2.1 5.3 8.5 ns VCCI = 1.65 V to 1.95 V 15.0 2.6 9.4 18.0 2.1 7.4 12.5 1.7 5.7 9.3 1.6 5.1 8.3 1.5 4.8 7.9 ns VCCI = 2.3 V to 2.7 V 14.5 2.7 8.9 17.5 2.2 6.9 11.7 1.9 5.2 8.7 1.8 4.6 7.7 1.7 4.3 7.2 ns 25 3 20 151 3 18 148 2 16 167 2 16 194 2 17 225 ns VCCI = 1.1 V to 1.3 V 16.5 3.4 3.0 8.9 17.5 2.6 7.3 15.0 2.5 6.7 13.0 2.4 6.4 12.0 ns VCCI = 1.4 V to 1.6 V 15.5 3.1 9.9 20.0 2.6 7.9 16.5 2.3 6.2 12.0 2.1 5.6 10.9 2.1 5.3 10.3 ns VCCI = 1.65 V to 1.95 V 15.0 2.6 9.4 19.0 2.1 7.4 15.5 1.7 5.7 1.6 5.1 10.4 1.5 4.8 9.7 ns 14.5 2.7 8.9 18.0 2.2 6.9 14.5 1.9 5.2 10.6 1.8 4.6 9.6 1.7 4.3 8.9 ns - 1.0 - - 1.0 - - 1.0 - - 1.0 - Tamb = 40 C to +85 C tpd propagation A, B and C to Y delay VCCI = 0.75 V to 0.85 V [2] Tamb = 40 C to +125 C propagation A, B and C to Y delay VCCI = 0.75 V to 0.85 V [2] VCCI = 2.3 V to 2.7 V tt transition time VCCI = 0.75 V to 2.7 V [3] 10.9 21.0 . 9 of 18 [1] Typical values are measured at nominal supply voltages and Tamb = +25 C. [2] tpd is the same as tPLH and tPHL. [3] tt is the same as tTHL and tTLH. - 11.3 - 1.0 - ns 74AXP1T57-Q100 tpd Dual supply configurable multiple function gate Rev. 1 — 14 September 2016 All information provided in this document is subject to legal disclaimers. 25 VCCI = 1.1 V to 1.3 V 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate Table 12. Typical dynamic characteristics at Tamb = 25 C Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 20; for wave form, see Figure 13. Symbol Parameter CPD power dissipation capacitance Conditions VCCO Unit 1.2 V 1.5 V 1.8 V 2.5 V 3.3 V 5.0 V VCCI = 0.8 V 0.5 0.5 0.5 0.5 0.5 0.5 pF VCCI = 1.2 V 0.6 0.6 0.6 0.6 0.6 0.6 pF VCCI = 1.5 V 0.7 0.7 0.7 0.7 0.7 0.7 pF VCCI = 1.8 V 0.8 0.8 0.8 0.8 0.8 0.8 pF 1.0 1.0 1.0 1.0 1.0 1.0 pF VCCI = 0.8 V 6.7 6.8 6.8 6.9 7.5 9.5 pF VCCI = 1.2 V 6.8 6.9 7.0 7.0 7.1 7.6 pF VCCI = 1.5 V 6.9 6.9 6.9 7.0 7.1 7.6 pF VCCI = 1.8 V 6.9 6.9 6.9 7.0 7.2 7.6 pF VCCI = 2.5 V 6.9 7.0 7.0 7.0 7.2 7.6 pF fi = 1 MHz; RL =  ; VI = 0 V to VCCI [1] [2] input supply VCCI = 2.5 V [3] output supply CI input capacitance VI = 0 V or VCCI; VCCI = 0 V to 2.7 V 0.6 0.6 0.6 0.6 0.6 0.6 pF CO output capacitance VO = 0 V; VCCO = 0 V 1.8 1.8 1.8 1.8 1.8 1.8 pF [1] CPD is used to determine the dynamic power dissipation (PD in W). [2] Power dissipated from input supply (VCCI) PD = CPD  VCCI2  fi  N where: CPD = power dissipation capacitance of the input supply. VCCI = input supply voltage in V; fi = input frequency in MHz; N = number of inputs switching; [3] Power dissipated from output supply (VCCO) PD = (CL + CPD)  VCCO2  fo where: CL = load capacitance in pF; CPD = power dissipation capacitance of the output supply. VCCO = output supply voltage in V; fo = output frequency in MHz; 74AXP1T57_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. . Rev. 1 — 14 September 2016 10 of 18 © Nexperia B.V. 2017. All rights reserved 74AXP1T57-Q100 Nexperia Dual supply configurable multiple function gate 11.1 Waveforms and graphs 9, $%&LQSXW 90 90 9 W3+/ 92+ W3/+ 
74AXP1T57DC-Q100H 价格&库存

很抱歉,暂时无法提供与“74AXP1T57DC-Q100H”相匹配的价格&库存,您可以联系我们找货

免费人工找货