74AXP1G98GNH

74AXP1G98 Low-power configurable multiple function gate Rev. 2 — 13 November 2015 Product data sheet 1. General description The 74AXP1G98 is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions MUX, AND, OR, NAND, NOR, inverter and buffer. All inputs can be connected directly to VCC or GND. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits               Wide supply voltage range from 0.7 V to 2.75 V Low input capacitance; CI = 0.5 pF (typical) Low output capacitance; CO = 1.0 pF (typical) Low dynamic power consumption; CPD = 2.7 pF at VCC = 1.2 V (typical) Low static power consumption; ICC = 1.0 A (85 C maximum) High noise immunity Complies with JEDEC standard:  JESD8-12A.01 (1.1 V to 1.3 V)  JESD8-11A.01 (1.4 V to 1.6 V)  JESD8-7A (1.65 V to 1.95 V)  JESD8-5A.01 (2.3 V to 2.7 V) ESD protection:  HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV  CDM JESD22-C101E exceeds 1000 V Latch-up performance exceeds 100 mA per JESD 78 Class II Inputs accept voltages up to 2.75 V Low noise overshoot and undershoot < 10 % of VCC IOFF circuitry provides partial Power-down mode operation Multiple package options Specified from 40 C to +85 C 74AXP1G98 Nexperia Low-power configurable multiple function gate 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74AXP1G98GM 40 C to +85 C XSON6 plastic extremely thin small outline package; no leads; SOT886 6 terminals; body 1  1.45  0.5 mm 74AXP1G98GN 40 C to +85 C XSON6 extremely thin small outline package; no leads; 6 terminals; body 0.9  1.0  0.35 mm SOT1115 74AXP1G98GS 40 C to +85 C XSON6 extremely thin small outline package; no leads; 6 terminals; body 1.0  1.0  0.35 mm SOT1202 4. Marking Table 2. Marking Type number Marking code[1] 74AXP1G98GM R9 74AXP1G98GN R9 74AXP1G98GS R9 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram $   % & Fig 1.  <  DDG Logic symbol 74AXP1G98 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 2 — 13 November 2015 © Nexperia B.V. 2017. All rights reserved 2 of 17 74AXP1G98 Nexperia Low-power configurable multiple function gate 6. Pinning information 6.1 Pinning $;3* $;3* %   & *1'   9&& $   < %   & *1'   9&& $   < DDD DDD 7UDQVSDUHQWWRSYLHZ 7UDQVSDUHQWWRSYLHZ Fig 2. Pin configuration SOT886 Fig 3. Pin configuration SOT1115 and SOT1202 6.2 Pin description Table 3. Pin description Symbol Pin Description B 1 data input GND 2 ground (0 V) A 3 data input Y 4 data output VCC 5 supply voltage C 6 data input 7. Functional description Table 4. Function table[1] Input Output C B A Y L L L H L L H H L H L L L H H L H L L H H L H L H H L H H H H L [1] H = HIGH voltage level; L = LOW voltage level. 74AXP1G98 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 2 — 13 November 2015 © Nexperia B.V. 2017. All rights reserved 3 of 17 74AXP1G98 Nexperia Low-power configurable multiple function gate 7.1 Logic configurations Table 5. Function selection table Logic function Figure 2-input MUX with inverted output see Figure 4 2-input NAND see Figure 5 2-input NOR with one input inverted see Figure 6 2-input AND with one input inverted see Figure 6 2-input NAND with one input inverted see Figure 7 2-input OR with one input inverted see Figure 7 2-input NOR see Figure 8 Buffer see Figure 9 Inverter see Figure 10 9&& 9&& %  %  & < $ & $     $ & < < $       DDG Fig 4. 2-input MUX with inverted output & < DDG Fig 5. 2-input NAND gate 9&& $ & < $ & < $       9&& & < % & < % & < %       2-input AND gate with input A inverted or 2-input NOR gate with inverted C input < DDG DDG Fig 6. & Fig 7. 2-input OR gate with input B inverted or 2-input NAND gate with input C inverted 9&& % % & <       9&& & & <       < DDG Fig 8. 2-input NOR gate 74AXP1G98 Product data sheet & < DDG Fig 9. Buffer All information provided in this document is subject to legal disclaimers. Rev. 2 — 13 November 2015 © Nexperia B.V. 2017. All rights reserved 4 of 17 74AXP1G98 Nexperia Low-power configurable multiple function gate 9&& % % <       < DDG Fig 10. Inverter 8. Limiting values Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage IIK input clamping current Conditions VI < 0 V Min Max Unit 0.5 +3.3 V 50 - mA 0.5 +3.3 V 50 - mA 0.5 +3.3 V - 20 mA supply current - 50 mA ground current 50 - mA Tstg storage temperature 65 +150 C Ptot total power dissipation - 250 mW VI input voltage IOK output clamping current VO output voltage IO output current ICC IGND [1] [1] VO < 0 V [1] VO = 0 V to VCC Tamb = 40 C to +85 C The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed. 9. Recommended operating conditions Table 7. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Min Max Unit VCC supply voltage 0.7 2.75 V VI input voltage 0 2.75 V VO output voltage Active mode 0 VCC V Power-down mode; VCC = 0 V 0 2.75 V Tamb ambient temperature 40 +85 C 74AXP1G98 Product data sheet Conditions All information provided in this document is subject to legal disclaimers. Rev. 2 — 13 November 2015 © Nexperia B.V. 2017. All rights reserved 5 of 17 74AXP1G98 Nexperia Low-power configurable multiple function gate 10. Static characteristics Table 8. Static characteristics At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V). Symbol Parameter Tamb = 40 C to +85 C Conditions Min Typ 25 C 0.3VCC - 0.8VCC 0.8VCC V VCC = 1.1 V to 1.95 V 0.4VCC - 0.7VCC 0.7VCC V VCC = 2.3 V to 2.7 V 0.9 - 1.7 1.7 V 0.2VCC - 0.7VCC 0.7VCC V VCC = 1.1 V to 1.95 V 0.3VCC - 0.6VCC 0.6VCC V VCC = 2.3 V to 2.7 V 0.7 - 1.5 1.5 V VCC = 0.75 V to 0.85 V 0.06VCC - 0.5VCC 0.5VCC V VCC = 1.1 V to 1.95 V 0.1VCC - 0.4VCC 0.4VCC V VCC = 2.3 V to 2.7 V 0.2 - 1.0 1.0 V positive-going see Figure 11 and Figure 12 threshold voltage VCC = 0.75 V to 0.85 V VT+ negative-going see Figure 11 and Figure 12 threshold voltage VCC = 0.75 V to 0.85 V VT hysteresis voltage VH VOH HIGH-level output voltage LOW-level output voltage VOL Unit Max 25 C Max 85 C see Figure 11 and Figure 12 IO = 20 A; VCC = 0.7 V - 0.69 - - V IO = 100 A; VCC = 0.75 V 0.65 - - - V IO = 2 mA; VCC = 1.1 V 0.825 - - - V IO = 3 mA; VCC = 1.4 V 1.05 - - - V IO = 4.5 mA; VCC = 1.65 V 1.2 - - - V IO = 8 mA; VCC = 2.3 V 1.7 - - - V IO = 20 A; VCC = 0.7 V - 0.01 - - V IO = 100 A; VCC = 0.75 V - - 0.1 0.1 V IO = 2 mA; VCC = 1.1 V - - 0.275 0.275 V IO = 3 mA; VCC = 1.4 V - - 0.35 0.35 V IO = 4.5 mA; VCC = 1.65 V - - 0.45 0.45 V IO = 8 mA; VCC = 2.3 V - - 0.7 0.7 V - 0.001 0.1 0.5 A II input leakage current VI = 0 V to 2.75 V; VCC = 0 V to 2.75 V [1] IOFF power-off leakage current VI or VO = 0 V to 2.75 V; VCC = 0 V [1] - 0.01 0.1 0.5 A IOFF additional power-off leakage current VI or VO = 0 V or 2.75 V; VCC = 0 V to 0.1 V [1] - 0.02 0.1 0.5 A ICC supply current VI = 0 V or VCC; IO = 0 A [1] - 0.01 0.3 0.6 A ICC additional supply VI = VCC  0.5 V; IO = 0 A; current VCC = 2.5 V - 2 100 150 A [1] Typical values are measured at VCC = 1.2 V. 74AXP1G98 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 2 — 13 November 2015 © Nexperia B.V. 2017. All rights reserved 6 of 17 74AXP1G98 Nexperia Low-power configurable multiple function gate 10.1 Waveform transfer characteristics 92 97 9, 9+ 97 9, 9+ 97 97 92 PQD PQD Fig 11. Transfer characteristic Fig 12. Definition of VT+, VT, and VH 11. Dynamic characteristics Table 9. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 19. Symbol Parameter tpd propagation delay Tamb = 25 C Conditions Tamb = 40 C to +85 C Unit Min Typ[1] Max Min Max 3 13 64 2 166 ns VCC = 1.1 V to 1.3 V 2.0 4.9 8.9 2.0 9.3 ns VCC = 1.4 V to 1.6 V 1.7 3.7 6.0 1.6 6.4 ns VCC = 1.65 V to 1.95 V 1.4 3.1 5.0 1.3 5.3 ns VCC = 2.3 V to 2.7 V 1.2 2.4 3.8 1.1 4.1 ns - - - 1.0 - ns A, B, C to Y; see Figure 13 [2][3] VCC = 0.75 V to 0.85 V [4] tt transition time VCC = 2.7 V; see Figure 13 CI input capacitance VI = 0 V or VCC; VCC = 0 V to 2.75 V - 0.5 - - - pF CO output capacitance VO = 0 V; VCC = 0 V - 1.0 - - - pF 74AXP1G98 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 2 — 13 November 2015 © Nexperia B.V. 2017. All rights reserved 7 of 17 74AXP1G98 Nexperia Low-power configurable multiple function gate Table 9. Dynamic characteristics …continued Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 19. Symbol Parameter Tamb = 25 C Conditions Min CPD power dissipation capacitance Typ[1] Tamb = 40 C to +85 C Max Max [5] fi = 1 MHz; VI = 0 V to VCC VCC = 0.75 V to 0.85 V - 2.6 - - - pF VCC = 1.1 V to 1.3 V - 2.7 - - - pF VCC = 1.4 V to 1.6 V - 2.8 - - - pF VCC = 1.65 V to 1.95 V - 3 - - - pF VCC = 2.3 V to 2.7 V - 3.3 - - - pF [1] All typical values are measured at nominal VCC. [2] tpd is the same as tPLH and tPHL. [3] For additional propagation delay values at different load capacitances, see Figure 14 to Figure 18. [4] tt is the same as tTHL and tTLH. [5] Min Unit CPD is used to determine the dynamic power dissipation (PD in W). PD = CPD  VCC2  fi  N + CL  VCC2  fo where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in V; N = number of inputs switching. 12. Waveforms 9, $%&LQSXW 90 90 9 W3+/ 92+ W3/+