Embedded SD NAND Flash
MKDVXXCL
Commercial Grade Specification
Ver.1.0
Dec.2019
-1-
SD NAND
Description
Original version
M
K
Fo
un
de
rC
on
fid
en
tia
l
Revision History
Date
Rev.
2019/12/6
1.0
-2-
SD NAND
CONTENTS
1. Introduction .............................................................................................................................................................. - 1 2. Product List ............................................................................................................................................................. - 1 3. Features........................................................................................................................................................................1
tia
l
4. Physical Characteristics .............................................................................................................................................2
4.1. Temperature ......................................................................................................................................................2
en
5. Pin Assignments(SD Mode& SPI Mode)................................................................................................................. 2
6. Usage ............................................................................................................................................................................3
fid
6.1 SD Bus Mode protocol .....................................................................................................................................3
6.2. Card Initialize ....................................................................................................................................................5
on
6.3 DC Characteristics ...........................................................................................................................................7
rC
7. Internal Information .....................................................................................................................................................8
7.1 Registers ............................................................................................................................................................8
de
7.1.1 OCR Register .................................................................................................................................................9
7.1.2. CID Register ................................................................................................................................................10
un
7.2.3. CSD Register ..............................................................................................................................................11
7.1.4. RCA Register ..............................................................................................................................................12
Fo
7.1.5. DSR Register ..............................................................................................................................................12
8. Power Scheme ..........................................................................................................................................................13
K
8.1. Power Up.........................................................................................................................................................13
M
8.2 Power Up Time ................................................................................................................................................13
8.2.1 Power On or Power Cycle ..........................................................................................................................14
8.2.2 Power Supply Ramp Up .............................................................................................................................14
8.2.3 Power Supply Ramp Up .............................................................................................................................14
9. Package Dimensions ................................................................................................................................................15
10. Reference Design ...................................................................................................................................................16
-3-
SD NAND
Preliminary
1. Introduction
MK Founder SD NAND is an embedded storage solution designed in a LGA package form. The
operation of SD is similar to an SD card which is an commercial standard.
SD NAND consists of NAND flash and a high performance controller. 3.3V supply voltage is
required for the NAND area (VCC).
SD NAND is fully compliant with SD2.0 interface, which allows most of general CPU to utilize.
SD NAND has high performance at a competitive cost, high quality and low power consumption.
2. Product List
Part No.
Capacity
Package
Size
MKDV32GCL
MKDV64GCL
32Gb
64Gb
LGA-8
LGA-8
6x8mm
6x8mm
3. Features
Support up to 50Mhz clock frequency
SD-protocol compatible
Supports SPI Mode
Built-in HW ECC Engine and highly reliable NAND management mechanism
Write speed up to class 10
Smaller package LGA-8
-1-
SD NAND
4. Physical Characteristics
4.1. Temperature
1) Operation Conditions
Temperature Range:
Ta = -20 to 85 degrees centigrade
2) Storage Conditions
Temperature Range: Tstg = −55 to 150 degrees centigrade
5. Pin Assignments(SD Mode& SPI Mode)
TOP VIEW
a. Type Key: S=power supply; I= input; O=output using push-pull drivers; PP=I/O using push-pull drivers.
b. The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after the
SET_BUS_WIDTH Type Key: S=power supply; I=input; O=output using push-pull drivers; PP=I/O using push-pull
drivers.
c. At power up this line has a 50 kilohm pull-up enabled in the card. This resistor serves two functions: Card
detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select
SD mode. If the host wants to select SPI mode it should drive the line low. For Card detection, the host detects that
the line is pulled high. This pull-up should be disconnected by the user, during regular data transfer, with
SET_CLR_CARD_DETECT (ACMD42) command.
2
SD NAND
6. Usage
6.1 SD Bus Mode protocol
The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bi-directional data
signal. After power up by default, the SD card will use only DAT0. After initialization, host can change
the bus width.
tia
l
Multiplied SD cards connections are available to the host. Common VDD, VSS and CLK signal
connections are available in the multiple connections. However, Command, Respond and Data lined
(DAT0-DAT3) shall be divided for each device from host.
fid
en
This feature allows easy trade off between hardware cost and system performance. Communication
over the SD bus is based on command and data bit stream initiated by a start bit and terminated by
stop bit.
on
Command: Commands are transferred serially on the CMD line. A command is a token to starts an
operation from host to the device. Commands are sent to an addressed single card (addressed
Command) or to all connected cards (Broad cast command).
de
rC
Response:Responses are transferred serially on the CMD line.
A response is a token to answer to a previous received command. Responses are sent from an
addressed single card or from all connected cards.
Data:Data can be transfer from the card to the host or vice versa. Data is transferred via the data
M
K
Fo
un
lines.
3
SD NAND
Host card Clock signal
Bi-directional Command/ Response Signal
4 Bi-directional data signal
Power supply
GND
M
K
Fo
un
de
CLK
CMD
DAT0 - DAT3
VDD
VSS
rC
on
fid
en
tia
l
SD NAND (A)
4
SD NAND
6.2. Card Initialize
To initialize the SD NAND, follow the following procedure is recommended example.
1) Supply Voltage for initialization.
Host System can apply the Operating Voltage from initialization to the card. Apply more than 74
cycles of Dummy-clock to the SD card.
2) Select operation mode (SD mode or SPI mode)
tia
l
In case of SPI mode operation, host should drive 1 pin (CD/DAT3) of SD Card I/F to “Low” level.
Then, issue CMD0. In case of SD mode operation, host should drive or detect 1 pin of SD Card I/F
(Pull up register of 1 pin is pull up
en
to “High” normally).
fid
Card maintain selected operation mode except re-issue of CMD0 or power on below is SD mode
initialization procedure.
on
3) Send the ACMD41 with Arg = 0 and identify the operating voltage range of the Card.
4) Apply the indicated operating voltage to the card.
rC
Reissue ACMD41 with apply voltage storing and repeat ACMD41 until the busy bit is cleared. (Bit 31
Busy = 1) If response time out occurred, host can recognize not SD Card.
de
5) Issue the CMD2 and get the Card ID (CID).
Issue the CMD3 and get the RCA. (RCA value is randomly changed by access, not equal zero)
un
6) Issue the CMD7 and move to the transfer state.
If necessary, Host may issue the ACMD42 and disabled the pull up resistor for Card detect.
Fo
7) Issue the ACMD13 and poll the Card status as SD Memory Card. Check SD_CARD_TYPE value.
If significant 8 bits are “all zero”, that means SD Card. If it is not, stop initialization.
K
8) Issue CMD7 and move to standby state. Issue CMD9 and get CSD.
M
Issue CMD10 and get CID.
9) Back to the Transfer state with CMD7.
Issue ACMD6 and choose the appropriate bus-width.
Then the Host can access the Data between the SD card as a storage device.
5
SD NAND
Power-on
CMD0
No Response
CMD8
Card returns response
Ver2.00 or later
SD Memory Card
ACMD41
with HCS=0
Valid
Response ?
Card returns
busy
Card with compatible
Voltage range
Card returns
busy
Unusable
Card
Cards with non compatible
voltage range(card goes to
‘ina’ state) or timeout (no
response or busy) occurs Card returns ready
Cards with non compatible voltage range
or time out ( no response or busy ) occurs
Card is
ready ?
Card returns ready
Fo
un
de
rC
CCS=0
Ver2.00 or later
Standard Capacity
SD Memory Card
K
No
Other SD Card
(SD IO or Others)
6
Ver2.00 or later
High Capacity
SD Memory Card
CMD2
Get CID
CMD3
Get RCA
CMD7
Choose card with RCA
ACMD42
Disable the Pull-up Resister
(If necessary)
ACMD3
Get SD status
Memory
Card ?
Yes
CMD7
Idle state with RCA=0000
CMD9
Get CSD
CMD10
Get CID
CMD7
Choose card with RCA
ACMD6
Choose Data Bus Width
Transfer mode
SD card Initialize Procedure
Unusable
Card
CCS=1
on
CCS in
ready ?
Not SD Memory
Card
Ver1.X Standard
Capacity SD
Memory Card
If host supports high capacity,
HCS is set to 1
ACMD41
with HCS=0 or 1
en
Card is
ready ?
M
Unusable
Card
Compatible voltage range
and check pattern is correct
fid
No Response
Non-compatible voltage range
or check pattern is not correct
tia
l
Ver2.00 or later SD Memory Card
(voltage mismatch)
Or Ver1.X SD Memory Card
Or not SD Memory Card
Data Access Enable
SD NAND
6.3 DC Characteristics
－
0.05
Operation Write
Current (*) Read
Input Voltage Setup Time
ICC2
－
－
－
16 (32Gb)
12 (32Gb)
250
Vrs
mA
mA
fid
Signal Capacitance
Min.
Max.
uA
uA
Unit
10
100
kΩ
─
40
pF
─
10
pF
10
90
kΩ
─
5
uF
M
K
CC
Note
on
rC
10
de
CCAR
D
RDAT3
Fo
Total bus capacitance
for each signal line
Card capacitance
for signal pin
Pull up Resistance
inside card ( pin1 )
Capacity Conneted to
Power line
Symbol
RCMD
RDAT
CL
-10
10
un
Item
Pull up Resistance
Peak Voltage and Leak Current
Min.
Max.
Unit
VDD+0.3
-0.3
V
-10
3.3V / 25MHz, 50MHz
ms From 0V to VDD min
*) Peak Current: RMS value over a 10usec period
Item
Symbol
Peak voltage on all lines
Input Leakage Current
for all pins
Output Leakage
Current for all outputs
IOH = -2mA , VDD=VDD min
IOL = 2mA , VDD=VDD min
VDD = 3.6V , Clock 25MHz
VDD = 3.3V, Clock STOP,
Ta=25℃
l
ICC1
Note
tia
Standby Current
Unit
V
V
V
V
V
en
Item
Symbol
VDD
Supply Voltage
VIH
High Level
Input
VIL
Voltage
Low Level
High Level VOH
Output
VOL
Voltage
Low Level
DC Characteristics
MIN.
MAX.
2.7
3.6
VDD+0.3
VDD×0.625
VSS-0.3
VDD×0.25
－
VDD×0.75
－
VDD×0.125
－
0.09 (32Gb)
7
Note
1 card
CHOST+CBUS≦30pF
SD NAND
7. Internal Information
7.1 Registers
The SD NAND has six registers and SD Status information: OCR, CID, CSD, RCA, DSR, SCR
and SD Status. DSR IS NOT SUPPORTED in this card.
There are two types of register groups.
SD card Registers
Description
on
fid
en
Operation Conditions (VDU Voltage Profile and Busy Status
Card
Identification information
Information)
Card specific information
Relative Card Address
Not Implemented (Programmable Card Driver): Driver Stage Register
SD Memory Card‟s special features
Status bits and Card features
M
K
Fo
un
de
rC
Resister
Bit Width
Name
OCR
32
CID
128
CSD
128
RCA
16
DSR
16
SCR
64
SD Status
512
tia
l
MMC compatible registers: OCR, CID, CSD, RCA, DSR, and SCR SD card Specific: SD Status
8
SD NAND
7.1.1 OCR Register
This 32-bit register describes operating voltage range and status bit in the power supply.
OCR register definition
OCR
bit
positio
31
n
30
VDD voltage window
Card power up status bit(busy)
Card Capacity Status
Initial
32Gb
Value 64Gb
“0” = busy
“1” =
“0”= SD
Memory
ready
Card
All „0‟Memory
“1”= SDHC
0
Card
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
All „0‟
M
K
Fo
un
de
rC
on
fid
en
tia
l
29-25 reserved
24
Switching to 1.8V Accepted(S18A)
23
3.6 - 3.5
22
3.5 - 3.4
21
3.4 - 3.3
20
3.3 - 3.2
19
3.2 - 3.1
18
3.1 - 3.0
17
3.0 - 2.9
16
2.9 - 2.8
15
2.8 - 2.7
14
Reserved
13
Reserved
12
Reserved
11
Reserved
10
Reserved
9
Reserved
8
Reserved
7
Reserved for Low Voltage Range
6
Reserved
5
Reserved
4
Reserved
3-0
reserved
bit 23-4: Describes the SD Card Voltage
bit 31 indicates the card power up status. Value “1” is set after power up and initialization procedure
has been completed.
9
SD NAND
7.1.2. CID Register
The CID (Card Identification) register is 128-bit width. It contains the card identification information.
(Refer Appendix 3. for the detail) The Value of CID Register is vender specific.
Table 11: CID
Register
Initial Value
32Gb
64Gb
MID
8
[127:120]
TB
OID
16 [119:104]
TBD
D
TBD
TBD
PNM
40 [103:64] TBD
PRV
8
[63:56]
TB
PSN
32 [55:24]
(a) (ProductDserial number)
4
[23:20]
All “0b”
MDT
12 [19:8]
(a) (Manufacture date)
CRC
7
[7:1]
(b) (CRC)
1
[0:0]
1b
(a): Depends on the SD Card. Controlled by Production Lot.
(b) Depends on the CID Register
Width
CID-slice
M
K
Fo
un
d
er
Co
nf
id
en
tia
l
Field
10
--
SD NAND
7.2.3. CSD Register
CSD is Card-Specific Data register provides information on 128bit width. Some field of this register
can writable by PROGRAM_CSD (CMD27).
M
K
Fo
un
de
rC
on
fid
en
tia
l
CSD Register
Initial Value
Cell
CSD
Field
Width
32Gb
64Gb
Type
Slice
CSD_STRUCTURE
2
R
[127:126]
01b
6
R
[125:120]
All “0b”
TAAC
8
R
[119:112]
0_0001_110b (1ms)
NSAC
8
R
[111:104]
00000000
TRAN_SPEED
8
R
[103:96]
0_0110_010b
b
CCC
12
R
[95:84]
0101_1011_0101
READ_BL_LEN
4
R
[83:80]
1001b
b
READ_BL_PARTIAL
1
R
[79:79]
0b
WRITE_BLK_MISALIG
1
R
[78:78]
0b
READ_BLK_MISALIGN
1
R
[77:77]
0b
N
DSR_IMP
1
R
[76:76]
0b
6
R
[75:70]
All “0b”
C_SIZE
22
R
[69:48]
TBD
TBD
TBD
-1
R
[47:47]
0b
ERASE_BLK_EN
1
R
[46:46]
1b
SECTOR_SIZE
7
R
[45:39]
11_1111_1
WP_GRP_SIZE
7
R
[38:32]
000_0000
b
WP_GRP_ENABLE
1
R
[31:31]
0b
b
2
R
[30:29]
00b
R2W_FACTOR
3
R
[28:26]
010b
WRITE_BL_LEN
4
R
[25:22]
1001b
WRITE_BL_PARTIAL
1
R
[21:21]
0b
2
R
[20:16]
All “0b”
FILE_FORMAT_GRP
1
R
[15:15]
0b
R/W(1 [14:14]
COPY
1
0b
)
(1
R/W
[13:13]
0b
PERM_WRITE_PROTE 1
)
1
R/W [12:12]
0b
TMP_WRITE_PROTEC
CT
FILE_FORMAT
2
R
[11:10]
00b
T
2
R
[9:8]
All “0b”
CRC
7
R/W [7:1]
(CRC)
1
[0:0]
1b
(1)
Cell Type: R: Read Only, R/W: Writable and Readable, R/W : One-time Writable / Readable
Note: Erase of one data block is not allowed in this card. This information is indicated by “ERASE_BLK_EN”.
Host System should refer this value before one data block size erase.
11
SD NAND
7.1.4. RCA Register
The writable 16bit relative card address register carries the card address in SD Card mode.
7.1.5. DSR Register
M
K
Fo
un
de
rC
on
fid
en
tia
l
This register is not implemented on this car
12
SD NAND
8. Power Scheme
on
fid
en
tia
l
8.1. Power Up
rC
'Power up time' is defined as voltage rising time from 0 volt to VDD min.
Fo
un
de
'Supply ramp up time' provides the time that the power is built up to the operating level
(Host Supply Voltage) and the time to wait until the SD NAND can accept the first
command,
The host shall supply power to the card so that the voltage is reached to Vdd_min within
250ms and start to supply at least 74 SD clocks to the SD NAND with keeping CMD line to
high.
K
8.2 Power Up Time
M
Host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.
13
SD NAND
8.2.1 Power On or Power Cycle
Followings are requirements for Power on and Power cycle to assure a reliable Tailor™ SD
hard reset.
(1) Voltage level shall be below 0.5V
tia
l
(2) Duration shall be at least 1ms.
en
8.2.2 Power Supply Ramp Up
on
fid
The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage
which is stable between VDD(min.) and VDD(max.) and host can supply SDCLK.
Followings are recommendation of Power ramp up:
rC
(1) Voltage of power ramp up should be monotonic as much as possible.
(2) The minimum ramp up time should be 0.1ms.
un
de
(3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.
Fo
8.2.3 Power Supply Ramp Up
K
When the host shuts down the power, the VDD shall be lowered to less than 0.5Volt for a minimum
period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to
logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.
M
If the host needs to change the operating voltage, a power cycle is required. Power cycle means
the power is turned off and supplied again. Power cycle is also needed for accessing cards that are
already in Inactive State. To create a power cycle the host shall follow the power down description
before power up the card (i.e. the VDD shall be once lowered to less than 0.5Volt for a minimum
period of 1ms).
14
SD NAND
9. Package Dimensions
15
SD NAND
on
fid
en
tia
l
10. Reference Design
rC
RDAT and RCMD (10K~100 kΩ) are pull-up resistors protecting the CMD and the DAT
lines against bus floating when SD NAND is in a high-impedance mode.
M
K
Fo
un
Rclk reference 0~120 Ω
de
The host shall pull-up all DAT0-3 lines by RDAT, even if the host uses the SD NAND as 1
bit mode-only in SD mode. It is recommended to have 2.2uF capacitance on VDD.
16
工商网监
湘ICP备2023018690号
