0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
XD22100

XD22100

  • 厂商:

    XINLUDA(信路达)

  • 封装:

    DIP16

  • 描述:

    多路复用芯片 DIP-16

  • 数据手册
  • 价格&库存
XD22100 数据手册
XD22100 DIP-16 ■ ■ ■ ■ ■ ■ ■ ■ DESCRIPTION The XD22100 combines a4 x 4array of crosspoints (transmission gates) with a 4 line to 16 line decoder and 16 latch circuits. Any one of the sixteen transmission gates (crosspoints) can be selected by applying the appropriate four line address. The selected transmission gate can be turned on or off by applying a logical one or zero, respectively, to the data input and strobing the strobe input to a logical one. Any number of the transmission gates can be ON simultaneously. When the required operating power is applied to the XD22100,the states of the 16 switches are indeterminate. Therefore, all switches must be turned off by putting the strobe high and data in low, and the addressing all switches in succession. LOW ON RESISTANCE - 75Ω Typ. at VDD = 12v "BUILT IN" CONTROL LATCHES LARGE ANALOG SIGNAL CAPABILITY ± VDD/2 TRANSMITS SIGNALS UP TO 10 MHz MATCHED SWITCH CHARACTERISTICS ∆RON = 18Ω Typ. at VDD-VSS = 12V HIGH LINEARITY : - 0.5% DISTORTION Typ. at f = 1KHz, VIN = 5 Vpp VDD - VSS = 10V, R L = 10KΩ STANDARD COS/MOS NOISE IMMUNITY 100% TESTED FOR QUIESCENT CURRENT PIN CONNECTION 1 XD22100 DIP-16 IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No SYMBOL 9, 1, 12, 13 15, 14, 10, 11 6, 5, 3, 4 2 7 X1 to X4 Select X Y1 to Y4 Select Y 8 A, B, C, D DI ST VSS 16 VDD NAME AND FUNCTION Address Input Data In Strobe In Negative Supply Voltage Positive Supply Voltage FUNCTIONAL DIAGRAM TRUTH TABLE ADDRESS ADDRESS SELECT A B C D L H L H L H L H L L H H L L H H L L L L H H H H L L L L L L L L X1 X2 X3 X4 X1 X2 X3 X4 SELECT Y1 Y1 Y1 Y1 Y2 Y2 Y2 Y2 2 A B C D L H L H L H L H L L H H L L H H L L L L H H H H H H H H H H H H X1 X2 X3 X4 X1 X2 X3 X4 Y3 Y3 Y3 Y3 Y4 Y4 Y4 Y4 XD22100 DIP-16 LOGIC DIAGRAM ABSOLUTE MAXIMUM RATINGS Symbol VDD Parameter Supply Voltage VI DC Input Voltage II DC Input Current PD Value Unit -0.5 to +22 V -0.5 to VDD + 0.5 ± 10 mA V 200 100 mW mW Top Power Dissipation per Package Power Dissipation per Output Transistor Operating Temperature -55 to +125 °C Tstg Storage Temperature -65 to +150 °C Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All voltage values are referred to VSS pin voltage. RECOMMENDED OPERATING CONDITIONS Symbol VDD Parameter Supply Voltage VI Input Voltage Top Operating Temperature 3 Value Unit 3 to 20 V 0 to VDD V -55 to 125 °C XD22100 DIP-16 DC SPECIFICATIONS Test Condition Symbol IL Parameter VI (V) ∆ON F1 B1 18 ±10-3 ± 0.1* ±1 ±1 0/15 15 ±10-3 ± 0.3 ±1 ±1 1.5 3 4 1.5 3 4 VIS = 0 to VDD CONTROL VIL Low Level Input Voltage VIH II 5 10 15 5 10 15 High Level Input Voltage Input Current F1 B1 CI Input Capacitance Any Control Input Min. 0/18 Any Switch All Switch OFF Min. 5 10 20 100 20 40 80 1250 180 135 95 1250 180 135 95 Resistance ∆RON (between any two channels) OFF Channel Leakage Current -55 to 125°C 0.04 0.04 0.04 0.08 0.04 0.04 0.04 225 85 75 65 225 85 75 65 35 20 18 15 Resistance Min. -40 to 85°C 5 10 15 20 5 10 15 5 10 12 15 5 10 12 15 5 10 12 15 B1 B1 TA = 25°C Max. Quiescent Supply Current F1 VDD (V) Typ. F1 RON Value Max. 150 300 600 3000 150 300 600 1625 230 175 125 1440 205 155 110 Max. 150 300 600 3000 150 300 600 1625 230 175 125 1440 205 155 110 1.5 3 4 3.5 7 11 3.5 7 11 3.5 7 11 Ω ±10-5 ±0.1* ±1 ±1 0/15 15 ±10-5 ±0.3 ±1 ±1 5 7.5 The Noise Margin for both "1" and "0" level is: 1V min. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V * : Determined by minimum feasible leakage measurement for automating testing µA V V 18 4 µA Ω 0/18 Any Input Unit µA pF XD22100 DIP-16 DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, C L = 50pF, RL = 200KΩ, tr = tf = 20 ns) Test Condition Symbol Parameter fI (KHz) CROSSPOINT tPHL tPLH Propagation Delay Time (Address or Strobe Inputs to Output) Frequency Response (Any Switch ON) Sine Wave Distortion Feedthrough (All Switches OFF) RL (KΩ) tPZL tPHZ tsetup Propagation Delay Time Data-In to Output (Switch Turn-ON to Low Level) Propagation Delay Time Address to Output (Switch Turn-OFF) VDD (V) 5 5 10 10 15 15 1 5 10 Sine Wave Input 20 Log VOS/VIS = -3dB 1 1 1 1.6 5 1 5 Sine Wave Input 1 10 1 10 See Figure 2 See Figure 3 See Figure 1 See Figure 2 See Figure 3 Setup Time Data-In to Strobe, Address 5 Typ. Max. 30 15 10 60 30 20 ns MHz 0.5 % 80 dB 1.5 MHz 0.1 KHz 5 / 15 18 30 0.4 pF 5 10 500 230 1000 460 15 145 290 5 10 500 220 1000 440 15 135 270 5 10 480 225 960 450 15 150 300 5 10 15 5 10 450 200 165 500 220 900 400 330 1000 440 15 135 270 5 10 15 5 10 15 425 190 145 200 80 50 850 380 290 400 160 100 10 10 10 10 Sine Wave Input See Figure 1 Min. Unit 40 Sine Wave Input Capacitance Xn to Ground, Yn to Ground, Feedthrough CONTROLS tPHZ Propagation Delay Time Strobe to Output (Switch Turn-ON to High Level) tPZH Propagation Delay Time Data-In to Output (Switch Turn-ON to High Level) Propagation Delay Time tPZH Address to Output (Switch Turn-ON to High Level) RL = 1KΩ tPHZ Propagation Delay Time CL = 50pF Strobe to Output tr, tf = 20ns (Switch Turn-OFF) VIS (1) (V) 10 Frequency for Signal Crosstalk Attenuation of 40 dB Frequency for Signal Crosstalk Attenuation of 110 dB C Value (*) ns ns ns ns ns ns ns XD22100 DIP-16 Test Condition Symbol Parameter fI (KHz) RL (KΩ) Value (*) VIS (1) (V) CONTROLS thold Data Input Disable Setup Time fΦ tW Switching Frequency VDD (V) 5 10 15 5 10 15 5 10 15 RL = 1KΩ CL = 50pF tr, tf = 20ns Strobe Pulse Width Control Crosstalk Data-In, Address, or Strobe to Output 10 10 10 (*) Typical temperature coefficient for all VDD value is 0.3 %/°C. (1) Peak to Peak voltage symmetrical about VDD/2 WAVEFORM 1 : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle) 6 Min. Typ. 0.6 1.6 2.5 180 110 35 1.2 3.2 5 300 120 90 75 Unit Max. ns MHz 600 240 180 ns mV peak XD22100 DIP-16 WAVEFORM 2 : Propagation Delay Time (strobe to signal output, switch turn-ON or turn OFF) (f=1MHz; 50% duty cycle) WAVEFORM 3 : PROPAGATION DELAY TIME (DATA IN TO SIGNAL OUTPUT, SWITCH TURN ON TO HIGH OR LOW LEVEL) (f=1MHz; 50% duty cycle) 7 XD22100 DIP-16 WAVEFORM 4 : PROPAGATION DELAY TIME (ADDRESS TO SIGNAL OUTPUT SWITCH TURN ON OR TURN OFF) (f=1MHz; 50% duty cycle) 8 XD22100 DIP-16 DIP-16 mm. inch DIM. MIN. a1 0.51 B 0.77 TYP MAX. MIN. TYP. MAX. 0.020 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 D 20 0.787 E 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 F 7.1 0.280 I 5.1 0.201 L Z 3.3 0.130 1.27 9 0.050
XD22100 价格&库存

很抱歉,暂时无法提供与“XD22100”相匹配的价格&库存,您可以联系我们找货

免费人工找货