XD74LS190

XD74LS190 DIP-16 Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters. The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down / up input. When low, the counter counts up and when high, it counts down. Level changes at the down / up input should be made only when the clock input is high. This counter is fully programmable; that is, the outputs may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. The clock, down / up, and load inputs are buffered to lower the drive requirement which significantly reduces the number of clock drivers, etc., required for long parallel words. Two outputs have been made available to perform the cascading function: ripple clock and maximum / minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycles to the clock when the counter overflows or underflows. The ripple clock output produces a low-level output pulse equal in width to the low-level portion of the clock input when an overflow or underflow conditions exists. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum / minimum count output can be used to accomplish look-ahead for high-speed operation. 1 XD74LS190 DIP-16 Pin Arrangement Data B Input 1 QB 2 QB QA 3 QA Enable G 4 G Down/Up 5 QC 16 VCC 15 Data A CK 14 Clock Ripple Clock 13 Ripple Clock Dn/Up Max/ Min 12 Max/Min 6 QC Load 11 Load QD 7 QD C 10 Data C GND 8 9 Data D B A Outputs Inputs Inputs Outputs Outputs D (Top view) 2 Inputs XD74LS190 DIP-16 Block Diagram Clock Ripple Clock Down/Up Max/Min Output Data Input A Preset J QA Output QA CK Enable G K QA Clear Data Input B Preset J QB Output QB CK K QB Clear Data Input C Preset J QC Output QC CK K QC Clear Data Input D Preset J QD Output QD CK K QD Clear Load Absolute Maximum Ratings Item Symbol Ratings Unit Supply voltage VCC 7 V Input voltage VIN 7 V PT 400 mW Tstg –65 to +150 °C Power dissipation Storage temperature Note: Voltage value, unless otherwise noted, are with respect to network ground terminal. 3 XD74LS190 DIP-16 Recommended Operating Conditions Item Symbol Min Typ Max Unit VCC 4.75 5.00 5.25 V IOH — — –400 µA IOL — — 8 mA Operating temperature Topr –20 25 75 °C Clock frequency ƒclock 0 — 20 MHz Clock pulse width tw (CK) 25 — — ns Load pulse width tw (Load) 35 — — ns Setup time tsu 20 — — ns Hold time th (data) 3 — — ns Enable time tenable 40 — — ns Supply voltage Output current Electrical Characteristics (Ta = –20 to +75 °C) Item Input voltage Symbol VIH VIL VOH Output voltage VOL Input current Enable Others Enable Others Enable Others IIH IIL II min. 2.0 — typ.* — — max. — 0.8 Unit V V 2.7 — — V — — — — — — — — — — — — — — — — 0.4 0.5 60 20 –1.2 –0.4 0.3 0.1 V VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V, IOH = –400 µΑ IOL = 4 mA VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V IOL = 8 mA µA VCC = 5.25 V, VI = 2.7 V mA VCC = 5.25 V, VI = 0.4 V mA VCC = 5.25 V, VI = 7 V Short-circuit output IOS –20 — –100 mA current Supply current** ICC — 20 35 mA Input clamp voltage VIK — — –1.5 V Notes: * VCC = 5 V, Ta = 25°C ** ICC is measured with all outputs open and all inputs grounded. 4 Condition VCC = 5.25 V VCC = 5.25 V VCC = 4.75 V, IIN = –18 mA XD74LS190 DIP-16 Switching Characteristics (VCC = 5 V, Ta = 25°C) Symbol Inputs Outputs min. typ. max. Unit Maximum clock frequency Item ƒmax Clock QA, QB, QC, QD 20 25 — MHz Load QA, QB, QC, QD A, B, C, D QA, QB, QC, QD Clock Ripple Clock Propagation delay time tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Clock QA, QB, QC, QD Clock Max / Min Down / Up Ripple Clock Down / Up Max / Min Enable Ripple Clock — — — — — — — — — — — — — — — — 22 33 20 27 13 16 16 24 28 37 30 30 21 22 21 22 33 50 32 40 20 24 24 36 42 52 45 45 33 33 33 33 5 Condition ns ns ns ns ns ns ns ns CL = 15 pF, RL = 2 kΩ XD74LS190 DIP-16 Count Sequences Load A B C D Clock Down/Up Enable G QA QB QC QD Max/Min Ripple Clock 7 8 9 0 1 2 Count Up 2 2 1 Inhibit Load Illustrated below is the following sequence: 1. Load (preset) to BCD seven. 2. Count up to eight, nine (maximum), zero, one and two. 3. Inhibit 4. Count down to one, zero (minimum), nine, eight, and seven. 6 0 9 8 Count Down 7 XD74LS190 DIP-16 Testing Method Test Circuit VCC Output 4.5V RL Ripple Clock Enable Down/Up Clock See Testing Table Input P.G. Zout = 50Ω Load circuit 1 CL Output Max/Min Same as Load Circuit 1. Output A QA B Same as Load Circuit 1. Output C QB D Same as Load Circuit 1. Output Load QC Same as Load Circuit 1. Output QD Notes: Same as Load Circuit 1. 1. CL includes probe and jig capacitance. 2. All diodes are 1S2074(H). Waveforms 1 tTLH tTHL 3V 90% 1.3V Data Input 90% 1.3V 10% 10% tsu 0V tsu 3V Load Input 1.3V 10% 90% 1.3V 10% tTLH 90% 0V tTLH VOH Output Q VOL Note: Input pulse: tTLH, tTHL ≤ 10 ns, PRR = 1 MHz, duty cycle ≤ 50% 7 XD74LS190 DIP-16 Waveforms 2 Load→Q, Data→Q 3V Load 1.3V 1.3V 0V 3V 1.3V Data (A to D) 1.3V 0V VOH Output Q 1.3V 1.3V 1.3V 1.3V VOL tPHL tPLH Note: tPLH tPHL Conditions on other inputs are irrelevant. Waveforms 3 G→Ripple CK, CK→Ripple CK, Down / Up→Ripple CK, Down / Up→Max / Min 3V Load 0V 3V Down/Up 1.3V 1.3V 0V 3V Clock 1.3V 1.3V 0V 3V G 0V tPHL tPLH tPHL tPLH VOH Ripple/Clock 1.3V 1.3V 1.3V 1.3V VOL tPLH tPHL VOH Max/Min 1.3V 1.3V VOL Note: All data inputs are low. 8 XD74LS190 DIP-16 Waveforms 4 Clock→Q 3V Load 0V 3V Data 0V 3V Down/Up 0V 3V Clock 1.3V 1.3V 0V VOH Q Enable = 0V Notes: 1.3V 1.3V tPLH tPHL VOL 1. When test the QA, QB, and QC outputs, data inputs A, B and C are shown by the solid line, and data input D is shown by the dashed line. 2. When test the QD output, data inputs A and D are shown by the solid line, and data inputs B and C are held at the low logic level. Waveforms 5 Clock→Max / Min 3V Load 0V 3V A 0V Inputs 3V B, C, D 0V 3V Down/Up 0V 3V Clock 1.3V 1.3V 1.3V 1.3V 0V VOH Max/Min Enable = 0V 1.3V 1.3V 1.3V VOL tPLH Note: 1.3V tPHL tPLH tPHL Data inputs B and C are shown by the dashed line. Data input D is shown by the solid line. 9 XD74LS190 DIP-16 Package Dimensions JEITA Package Code P-DIP16-6.3x19.2-2.54 RENESAS Code PRDP0016AE-B Previous Code DP-16FV MASS[Typ.] 1.05g D 9 E 16 1 8 b3 0.89 Z A1 A Reference Symbol L e e c e1 D 19.2 E 6.3 A1 0.51 b p 0.40 b 3 20.32 7.4 0.48 0.56 1.30 c 0.19 θ 0° e 2.29 L Max 5.06 Z 10 Nom 7.62 1 A θ bp Dimension in Millimeters Min 0.25 0.31 2.54 2.79 15° 1.12 2.54