0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
SY6982EQDC

SY6982EQDC

  • 厂商:

    SILERGY(矽力杰)

  • 封装:

    QFN16_3X3MM

  • 描述:

    高效2A双电池升压锂离子电池充电器

  • 数据手册
  • 价格&库存
SY6982EQDC 数据手册
Application Notes: SY6982E High Efficiency, 2A, Two-Cell Boost Li-Ion Battery Charger General Description Features SY6982E is a 3.6-5.5VIN, 2A two-cell synchronous boost Li-Ion battery charger integrates 1MHz switching frequency and full protection functions. The charge current up to 2A can be programmed by using the external resistor for different portable applications and indicates the charger current information simultaneous. It also has a programmable charge timeout for safety battery charge operation and a programmable input voltage threshold for adaptive input current limit. SY6982E can disconnect output when there is output short circuit or shutdown happens. It consists of 18V rating FETs with extremely low ON resistance to achieve high charge efficiency and simple peripheral circuit design. Low Profile QFN3x3 Package Integrated Synchronous Boost with 18V Rating Low RDSON FETs for High Charge Efficiency Trickle Current / Constant Current / Constant Voltage Charge Mode Programmable Input Voltage Threshold for Adaptive Current Limit. Maximum 2A Constant Charge Curre t Charge Current Information Indication. Programmable Charge Timeout Programmable Constant Charge Current Selectable Constant Voltage ±0.5% Battery Voltage Accuracy Thermal Regulation Pr tection External Shutdown Function Input Voltage UVLO and OVP Over Temp rature Protection Output Sho t Circuit Protection Charge St tus Indication Normal Synchronous Boost Operation When Battery Removed SY6982E along with small QFN3x3 footprint provides small PCB area application. Ordering Information SY6982 □(□□)□ Temperature Code Package Code Optional Spec Code Ordering Number SY6982EQDC Package type QFN3x3-16 Applications Note Cellular Telephones, PDA, MP3 Players, MP4 Players Digital Cameras Bluetooth Applications PSP Game Players, NDS Game Players Notebook Typical Applications Figure1. Schematic Diagram AN_SY6982E_Rev.0.9D Silergy Corp. Confidential- Prepared for Customer Use Only 1 AN_SY6982E Pinout (top view) (QFN3x3-16) Top Mark: AWFxyz, (Device code: AWF, x=year code, y=week code, z= l t number code) Name Pin Number STAT 1 SYSRT 2 TIM 3 NTC 4 CV 5 VSEN 6 EN SGND 7 8 ICHG 9 BD 10, 13 BST 11 BAT LX PGND 12 14 15 SVIN 16 Description Charge status indication pin. It is open drain output pin and pull high to SVIN thru a LED to indicate the charge in process. When the cha ge is done, LED is off. System ON/OFF control pin. When VBAT is lower than 6V, SYSRT pin outputs low logic to turn off the system operation; when VBAT is high than 6V, SYSRT pin outputs high logic to turn on the system operation. Charge time limit pin. Connect this pin with a capacitor to ground. Internal current source charge the capacitor for TC mode and CC mode’s charge time limit. TC charge time limit is about 1/9 of CC charge time. Thermal protection pin. UTP hreshold is typical 75%VSVIN and OTP threshold is typical 30%VSVIN. Pull up to SVIN can disable charge logic and make the IC operate as normal boost regulator. Pull down to ground can shutdown the IC. Battery CV voltage selection pin. Program 2 different CV thresholds by setting different voltage on the pin. The detailed information is shown in description section. Voltage sense of SVIN. If the voltage drops to internal 1.195V reference voltage, the SVIN will be clamped to setting value and input current will be limited. Enable control pin. High logic for enable on, and low logic for enable off. Signal ground pin. Charge current program pin, pull down to GND with a Resistor RICHG. The mirror current about 1/10000 of the blocking FET current will dump into the external RC network thru ICHG pin and compared to the internal reverence 1V. So ICC=(1V/ RICHG)x10000, ITC=(1V/ RICHG)x1000. Connect to the Drain of internal Blocking FET. Bypass at least 4.7uF ceramic cap to GND. Boost-Strap pin. Supply Rectified FET’s gate driver. Decouple this pin to LX with 0.1uF ceramic cap. Battery positive pin. Switch node pin. Connect to external inductor. Power ground pin. Analog power input pin. Connect a MLCC from this pin to ground to decouple high harmonic noise. This pin has OVP and UVLO function to make the charger operate within safe input voltage area. AN_SY6982E_Rev.0.9D Silergy Corp. Confidential- Prepared for Customer Use Only 2 AN_SY6982E Absolute Maximum Ratings STAT, NTC, CV, VSEN, EN, ICHG, BD, BAT, LX, SVIN -------------------------------------------------------------SYSRT, TIM, BST-LX ----------------------------------------------------------------------------------------------------------LX Pin current continuous ----------------------------------------------------------------------------------------------------Power Dissipation, PD @ TA = 25°C, QFN3X3 ---------------------------------------------------------------------------Package Thermal Resistance θJA --------------------------------------------------------------------------------------------------------------------θJC ----------------------------------------------------------------------------------------------------------------------Junction Temperature Range -------------------------------------------------------------------------------Lead Temperature (Soldering, 10 sec.) --------------------------------------------------------------------------------Storage Temperature Range ---------------------------------------------------------------------------------- 18V 4V 5A 2.6W 38°C/W 4°C/W -40°C to +125°C 260°C -65°C to 125°C Recommended Operating Conditions SVIN -------------------------------------------------------------------------------------------------------------------3.6V to 5.5V STAT, NTC, CV, VSEN, EN, ICHG, BD, BAT, LX, ---------------------------------------------------------0.3V to 16V SYSRT, TIM --------------------------------------------------------------------------------------------------------0.3V to 3.3V LX Pin current continuous ----------------------------------------------------------------------------------------------------5A Junction Temperature Range ------------------------------------------------------------------------------------40°C to 125°C Ambient Temperature Range ------------------------------------------------------------------------------------40°C to 85°C AN_SY6982E_Rev.0.9D Silergy Corp. Confidential- Prepared for Customer Use Only 3 AN_SY6982E Electrical Characteristics TA=25°C, VIN=5V, GND=0V, CIN=4.7uF, L=0.68uH, RICHG=10kΩ, CTIM=470nF, unless otherwise specified. Symbol Parameter Bias Supply (VSVIN) V SVIN Supply voltage V V SVIN under voltage UVLO threshold ∆V UVLO Conditions OVP ∆V OVP from VSVIN to GND Measured from VSVIN to GND Input overvoltage protection from VSVIN to GND hysteresis overvoltage I Input quiescent current Oscillator and PWM f SW Switching frequency T MINOFF Main N-FET minimum off time T MAXOFF Main N-FET maximum off time T MINON Main N-FET minimum on time Power MOSFET R NFET_M RDS(ON) of Main N-FET R NFET_R RDS(ON) of Rectified N-FET R NFET_B RDS(ON) of Blocking N-FET Voltage Regulation IN CV V CVH V CVL ∆V V RCH TRK 2-Cell CV charge mode voltage measured 2-cell TC charge mode battery voltage threshold V 3.6 V mV V 0.5 With 18V rating With 18V rating With 18V rating V 10 uA 1.5 mA 1000 100 30 100 kHz ns us ns 80 40 40 mΩ mΩ mΩ VCV2V 8.656 8.70 8.743 100 200 1 300 V V mV 5.4 5.6 5.8 V 2 Rising edge threshold NTC Falling Edge 85% 95% 30 ICC=1000mA -10% 10% Internal charge current accuracy for ITC=100mA -50% 50% Trickle Current Mode TERM ICC=1000mA Termination current Output Voltage OVP V OVP Output voltage OVP threshold Input Voltage Threshold for Adaptive Current Limit V Threshold Voltage reference of VSEN Timer 50 100 105% 110% 115% 1.171 1.195 1.219 AN_SY6982E_Rev.0.9D Silergy Corp. Confidential- Prepared for Customer Use Only V V SVIN ms Internal charge current accuracy for Constant Current Mode Unit 16 5.8 Shutdown IC, EN=NTC=0 Disable Charge, EN=1,NTC=0 High level logic for CV1/2 Low level logic for CV1/2 2-Cell Recharge Voltage Battery Connect Detection V NTC voltage threshold for Battery DET detect t DET Detect delay time Charge Current I VSVIN rising and Max 100 protection Measured from VSVIN to GND Quiescent Current I BAT Battery discharge current V measured VSVIN under voltage lockout Input Typ 3.6 lockout VSVIN rising and hysteresis V Min 150 mA V CV V 4 AN_SY6982E T Trickle current charge timeout CTIM=330nF Constant current charge timeout Charge mode change delay time Termination delay time RCHG Recharge time delay Short Circuit Protection V SHORT Output short protection threshold System ON/OFF Control V High logic of system ON/OFF HSYSRT control V Low logic of system ON/OFF LSYSRT control V Hysteresis for positive and negative HYSSYS edge Linear charger Mode TC T CC T MC T TERM T I LCHG Battery Charger current when blocking FET is in linear mode I LPEAK V BD V TRON the Peak linear current when Battery is absent Bus voltage regulation Blocking FET threshold VTRON=VBAT-VIN fully turn on V Over hysteresis temperature 0.5 4.5 30 30 30 1.70 2.00 V BAT V V mV I 5% 1 6 CC A V 6.2 100 TRK Thermal Regulation And Thermal shutdown T REG Thermal regulation threshold Rising Threshold T Thermal regulation hysteresis REGHYS falling edge Thermal regulation fold back ratio T SD Thermal shutdown temperature Rising Threshold T Thermal shutdown temperature SDHYS hysteresis V 100 5.8 protection Rising edge 2.30 0.6 SHORT >V 0.67 hour 6 hour ms ms ms 2.1 3) DCR
SY6982EQDC 价格&库存

很抱歉,暂时无法提供与“SY6982EQDC”相匹配的价格&库存,您可以联系我们找货

免费人工找货
SY6982EQDC
    •  国内价格
    • 1+5.40960

    库存:70

    SY6982EQDC
    •  国内价格
    • 1+4.48898
    • 10+4.09898
    • 30+4.02098

    库存:44