0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ASNT5112-KMC

ASNT5112-KMC

  • 厂商:

    ADSANTEC(先进科技)

  • 封装:

    CQFlatpack-24

  • 描述:

    32G DIFF. D FLIP-FLOP, LOW POWER

  • 数据手册
  • 价格&库存
ASNT5112-KMC 数据手册
Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505 Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com ASNT5112-KMC DC-32Gbps High Sensitivity D-Type Flip-Flop  4ps set-up/hold time capability  88% clock phase margin for retiming of data input eye  Fully differential CML input interfaces  Fully differential CML output interface with 400mV single-ended swing  Single +3.3V or -3.3V power supply  Power consumption: 345mW  Fabricated in SiGe for high performance, yield, and reliability  Custom CQFP 24-pin package vee Exhibits low jitter and limited temperature variation over industrial temperature range vcc  vcc Sensitive input data buffer with increased common-mode voltage range to support sampling applications vcc  vcc High speed broadband D-Type Flip-Flop for data retiming with full rate clock vcc  vee vcc vcc dp qp ASNT5112 vcc vcc dn qn vcc vcc Rev. 3.7.2 1 vcc cn vcc cp vcc vee vee February 2020 Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505 Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com DESCRIPTION Boosted gain 50 and CM range 50 DFF core dp dn qp qn 50 50 50 50 cp cn Fig. 1. Functional Block Diagram The temperature stable ASNT5112-KMC SiGe IC provides broadband data retiming functionality, and is intended for use in high-speed measurement / test equipment. The IC shown in Fig. 1 can sample a highspeed data signal dp/dn with a full-rate external clock cp/cn to create a full-rate retimed NRZ data output qp/qn. The data input buffer is designed to have increased input signal sensitivity, and is able to operate over a wider range of input common mode (CM) voltages. The part’s I/O’s support the CML logic interface with on chip 50Ohm termination to vcc, and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal’s common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance. POWER SUPPLY CONFIGURATION The part can operate with either a negative supply (vcc = 0.0V = ground and vee = −3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices with 50Ohm termination to ground. Different PCB layouts will be needed for each different power supply combination. All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V. Rev. 3.7.2 2 February 2020 Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505 Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com ABSOLUTE MAXIMUM RATINGS Caution: Exceeding the absolute maximum ratings shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vcc). Table 1. Absolute Maximum Ratings Parameter Supply Voltage (vee) Power Consumption RF Input Voltage Swing (SE) Case Temperature Storage Temperature Operational Humidity Storage Humidity Min -40 10 10 Max -3.6 0.38 1.0 +90 +100 98 98 Units V W V ºC ºC % % TERMINAL FUNCTIONS TERMINAL Name No. Type dp dn cp cn qp qn Name vcc vee Rev. 3.7.2 DESCRIPTION High-Speed I/Os 21 CML Differential high-speed data inputs with internal SE 50Ohm input termination to vcc 23 3 CML Differential high-speed clock inputs with internal SE 50Ohm input termination to vcc 5 11 CML Differential high-speed full-rate data outputs. Require external output SE 50Ohm termination to vcc 9 Supply and Termination Voltages Description Pin Number Positive power supply 2, 4, 6, 8, 10, 12, 14, 15, 16, 17, 18, 20, 22, 24 (+3.3V or 0V) Negative power supply 1, 7, 13, 19 (0V or -3.3V) 3 February 2020 Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505 Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com ELECTRICAL CHARACTERISTICS PARAMETER MIN TYP MAX UNIT COMMENTS General Parameters -3.1 -3.3 -3.5 V ±6% vee 0.0 V External ground vcc Ivee 105 mA Power consumption 345 mW Junction temperature -40 25 125 °C Input Data (dp/dn) Data Rate DC 32 Gbps Swing 0.05 0.8 V Differential or SE, p-p CM voltage level vcc-1.2 vcc -0.3 vcc V Must match for both inputs Input Clock (cp/cn) Frequency DC 32 GHz Swing 0.05 0.8 V Differential or SE, p-p CM Voltage Level vcc-0.8 vcc V Must match for both inputs Duty cycle 40 50 60 % Clock phase margin 86 88 90 % For reliable data latching HS Output Data (qp/qn) Data Rate DC 32 Gbps Logic “1” level V vcc Logic “0” level vcc-0.4 V With external 50Ohm DC termination Rise/Fall times 13 ps 20%-80% Output Jitter 2.5 ps Peak-to-peak PACKAGE INFORMATION The chip die is housed in a custom 24-pin CQFP package shown in Fig. 2. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the vcc plain, which is ground for a negative supply, or power for a positive supply. The part’s identification label is ASNT5112-KMC. The first 8 characters of the name before the underscore identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the underscore represent the package’s manufacturer, type, and pin out count. This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances. Rev. 3.7.2 4 February 2020 Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505 Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com Fig. 2. CQFP 24-Pin Package Drawing (All Dimensions in mm) Rev. 3.7.2 5 February 2020 Advanced Science And Novel Technology Company, Inc. 2790 Skypark Drive Suite 112, Torrance, CA 90505 Offices: 310-530-9400 / Fax: 310-530-9402 www.adsantec.com REVISION HISTORY Revision 3.7.2 3.6.2 3.6.1 Date 02-2020 07-2019 03-2017 3.5.1 02-2013 3.4.1 02-2013 3.3.1 01-2013 3.2.1 01-2013 3.1 02-2012 3.0 01-2012 2.0 02-2009 1.0 01-2009 Rev. 3.7.2 Changes Updated Package Information Updated Letterhead Updated Description section Updated Power Supply Configuration section Updated Terminal functions section Revised Electrical Characteristics section Revised Package Information section Revised terminal functions Revised electrical characteristics section Revised title Revised package pin out drawing Revised functional block diagram Revised description Revised terminal functions Revised electrical characteristics section Revised package information section Corrected pin out drawing Revised electrical characteristics section Corrected phase margin specification Corrected format Added package drawing Corrected absolute maximum ratings table Revised power supply configuration section Revised package information section Added power supply configuration text Added absolute maximum ratings table Revised electrical characteristics section Revised package information section Revised electrical characteristics section Revised package information section First release 6 February 2020
ASNT5112-KMC 价格&库存

很抱歉,暂时无法提供与“ASNT5112-KMC”相匹配的价格&库存,您可以联系我们找货

免费人工找货