S-T111 Series
www.ablic.com
www.ablicinc.com
HIGH RIPPLE-REJECTION
LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
© ABLIC Inc., 2003-2015
The S-T111 Series is a positive voltage regulator with a low dropout voltage, high-accuracy output voltage, and
low current consumption developed based on CMOS technology.
A built-in low on-resistance transistor provides a low dropout voltage and large output current, and a built-in
overcurrent protection circuit prevents the load current from exceeding the current capacity of the output
transistor. An ON/OFF circuit ensures a long battery life. Compared with the voltage regulators using the
conventional CMOS technology, a larger variety of capacitors are available, including small ceramic capacitors.
A small SOT-23-5 package realizes high-density mounting.
Features
Output voltage:
Output voltage accuracy:
Dropout voltage:
Current consumption:
Output current:
Input and output capacitors:
Ripple rejection:
Built-in overcurrent protection circuit:
Built-in ON/OFF circuit:
Operation temperature range:
Lead-free, Sn 100%, halogen-free*2
1.5 V to 5.5 V, selectable in 0.1 V step
1.0%
190 mV typ. (3.0 V output product, IOUT = 100 mA)
During operation: 50 A typ., 90 A max.
During power-off: 0.1 A typ., 1.0 A max.
Possible to output 150 mA (VIN VOUT(S) 1.0 V)*1
A ceramic capacitor of 0.1 F or more can be used.
80 dB typ. (f = 1.0 kHz)
Limits overcurrent of output transistor.
Ensures long battery life.
Ta = 40°C to 85°C
*1. Attention should be paid to the power dissipation of the package when the output current is large.
*2. Refer to “ Product Name Structure” for details.
Applications
Constant-voltage power supply for battery-powered device
Constant-voltage power supply for personal communication device
Constant-voltage power supply for home electric appliance
Constant-voltage power supply for cellular phone
Package
SOT-23-5
1
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
Block Diagram
*1
VIN
VOUT
Overcurrent
protection circuit
ON/OFF
circuit
ON/OFF
Reference
voltage circuit
VSS
*1. Parasitic diode
Figure
2
1
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Product Name Structure
Users can select the product type, output voltage for the S-T111 Series. Refer to “1. Product name”
regarding the contents of product name, “2. Package” regarding the package drawings, “3. Product
name list” regarding details of the product name.
1. Product name
S-T111
x
xx
MC
-
xxx
TF
x
Environmental code
U: Lead-free (Sn 100%), halogen-free
G: Lead-free (for details, please contact our sales office)
IC direction in tape specifications*1
Product name (abbreviation)*2
Package name (abbreviation)
MC: SOT-23-5
Output voltage
15 to 55
(e.g. when the output voltage is 1.5 V,
it is expressed as 15.)
Product type*3
A: ON/OFF pin negative logic
B: ON/OFF pin positive logic
*1. Refer to the tape drawing.
*2. Refer to the product name list.
*3. Refer to “3. ON/OFF pin” in “ Operation”.
2. Package
Package Name
SOT-23-5
Package
MP005-A-P-SD
Drawing Code
Tape
MP005-A-C-SD
Reel
MP005-A-R-SD
3
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
3. Product name list
Table
1
Output Voltage
Product Name
S-T111B15MC-OGATFx
1.5V±1.0%
S-T111B16MC-OGBTFx
1.6V±1.0%
S-T111B17MC-OGCTFx
1.7V±1.0%
S-T111B18MC-OGDTFx
1.8V±1.0%
S-T111B19MC-OGETFx
1.9V±1.0%
S-T111B20MC-OGFTFx
2.0V±1.0%
S-T111B21MC-OGGTFx
2.1V±1.0%
S-T111B22MC-OGHTFx
2.2V±1.0%
S-T111B23MC-OGITFx
2.3V±1.0%
S-T111B24MC-OGJTFx
2.4V±1.0%
S-T111B25MC-OGKTFx
2.5V±1.0%
S-T111B26MC-OGLTFx
2.6V±1.0%
S-T111B27MC-OGMTFx
2.7V±1.0%
S-T111B28MC-OGNTFx
2.8V±1.0%
S-T111B29MC-OGOTFx
2.9V±1.0%
S-T111B30MC-OGPTFx
3.0V±1.0%
S-T111B31MC-OGQTFx
3.1V±1.0%
S-T111B32MC-OGRTFx
3.2V±1.0%
S-T111B33MC-OGSTFx
3.3V±1.0%
S-T111B34MC-OGTTFx
3.4V±1.0%
S-T111B35MC-OGUTFx
3.5V±1.0%
S-T111B36MC-OGVTFx
3.6V±1.0%
S-T111B37MC-OGWTFx
3.7V±1.0%
S-T111B38MC-OGXTFx
3.8V±1.0%
S-T111B39MC-OGYTFx
3.9V±1.0%
S-T111B40MC-OGZTFx
4.0V±1.0%
S-T111B41MC-OHATFx
4.1V±1.0%
S-T111B42MC-OHBTFx
4.2V±1.0%
S-T111B43MC-OHCTFx
4.3V±1.0%
S-T111B44MC-OHDTFx
4.4V±1.0%
S-T111B45MC-OHETFx
4.5V±1.0%
S-T111B46MC-OHFTFx
4.6V±1.0%
S-T111B47MC-OHGTFx
4.7V±1.0%
S-T111B48MC-OHHTFx
4.8V±1.0%
S-T111B49MC-OHITFx
4.9V±1.0%
S-T111B50MC-OHJTFx
5.0V±1.0%
S-T111B51MC-OHKTFx
5.1V±1.0%
S-T111B52MC-OHLTFx
5.2V±1.0%
S-T111B53MC-OHMTFx
5.3V±1.0%
S-T111B54MC-OHNTFx
5.4V±1.0%
S-T111B55MC-OHOTFx
5.5V±1.0%
Remark 1. Please contact our sales office for products with type A.
2. x: G or U
3. Please select products of environmental code = U for Sn 100%, halogen-free products.
4
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Pin Configuration
Table
SOT-23-5
Top view
5
1
Pin No.
Symbol
Description
1
ON/OFF
ON/OFF pin
2
VSS
GND pin
3
NC*1
No connection
4
VOUT
Output voltage pin
5
VIN
Input voltage pin
*1. The NC pin is electrically open.
The NC pin can be connected to VIN pin or VSS pin.
4
2
Figure
2
3
2
Absolute Maximum Ratings
Table
Item
Symbol
VIN
VON/OFF
VOUT
Input voltage
Output voltage
Power dissipation
PD
3
(Ta 25C unless otherwise specified)
Absolute Maximum Rating
Unit
V
VSS 0.3 to VSS 7
V
VSS 0.3 to VIN 0.3
V
VSS 0.3 to VIN 0.3
300 (When not mounted on board)
mW
600*1
mW
40 to 85
C
40 to 125
C
Operation ambient temperature
Topr
Storage temperature
Tstg
*1. When mounted on board
[Mounted board]
(1) Board size :
114.3 mm 76.2 mm t1.6 mm
(2) Board name : JEDEC STANDARD51-7
Power Dissipation (PD) [mW]
Caution The absolute maximum ratings are rated values exceeding which the product could suffer
physical damage. These values must therefore not be exceeded under any conditions.
700
600
500
400
300
200
100
0
Figure 3
0
100
150
50
Ambient Temperature (Ta) [C]
Power Dissipation of Package (When Mounted on Board)
5
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
Electrical Characteristics
Table
4
(Ta 25C unless otherwise specified)
Item
Symbol
Output voltage*1
VOUT(E)
Output current*2
IOUT
Dropout voltage*3
Vdrop
VIN VOUT(S) 1.0 V, IOUT 30 mA
Min.
Typ.
Max.
VOUT(S) VOUT(S) VOUT(S)
1.01
0.99
150*5
Not specified
0.08
0.14
0.32
0.55
0.28
0.47
0.25
0.35
0.20
0.29
0.19
0.26
Unit
Test
Circuit
V
1
mA
V
V
V
V
V
V
V
3
1
1
1
1
1
1
1
VIN
VIN VOUT(S) 1.0 V
1.5 V VOUT(S) 2.7 V
IOUT 50 mA
2.8 V VOUT(S) 5.5 V
1.5 V VOUT(S) 1.6 V
1.7 V VOUT(S) 1.8 V
IOUT 100 mA 1.9 V VOUT(S) 2.3 V
2.4 V VOUT(S) 2.7 V
2.8 V VOUT(S) 5.5 V
VOUT(S) 0.5 V VIN 6.5 V,
IOUT 30 mA
VIN VOUT(S) 1.0 V,
1.0 mA IOUT 80 mA
VIN VOUT(S) 1.0 V, IOUT 10 mA,
40C Ta 85C
VIN VOUT(S) 1.0 V, ON/OFF pin ON,
no load
VIN VOUT(S) 1.0 V, ON/OFF pin OFF,
no load
VSH
VIN VOUT(S) 1.0 V, RL 1.0 k
1.5
V
4
VSL
VIN VOUT(S) 1.0 V, RL 1.0 k
0.3
V
4
ISH
VIN 6.5 V, VON/OFF 6.5 V
0.1
0.1
A
4
ISL
VIN 6.5 V, VON/OFF 0 V
0.1
0.1
A
4
80
dB
5
200
mA
3
Line regulation
VOUT1
VIN VOUT
Load regulation
VOUT2
Output voltage
*4
temperature coefficient
Current consumption
during operation
Current consumption
during power-off
Input voltage
ON/OFF pin
input voltage “H”
ON/OFF pin
input voltage “L”
ON/OFF pin
input current “H”
ON/OFF pin
input current “L”
Condition
VOUT
Ta VOUT
ISS1
ISS2
Ripple rejection
RR
Short-circuit current
Ishort
VIN VOUT(S) 1.0 V, f 1.0 kHz,
Vrip 0.5 Vrms, IOUT 30 mA
VIN VOUT(S) 1.0 V, ON/OFF pin ON,
VOUT 0 V
0.05
0.2
%/V
1
12
40
mV
1
100
ppm/C
1
50
90
A
2
0.1
1.0
A
2
2.0
6.5
V
*1. VOUT(S): Set output voltage
VOUT(E): Actual output voltage
Output voltage when fixing IOUT (= 30 mA) and inputting VOUT(S) 1.0 V
*2. The output current at which the output voltage becomes 95% of VOUT(E) after gradually increasing the output current.
*3. Vdrop = VIN1 (VOUT3 0.98)
VOUT3 is the output voltage when VIN = VOUT(S) 1.0 V and IOUT = 50 mA or IOUT = 100 mA.
VIN1 is the input voltage at which the output voltage becomes 98% of VOUT3 after gradually decreasing the input voltage.
*4. A change in the temperature of the output voltage [mV/°C] is calculated using the following equation.
VOUT
VOUT
[mV/°C]*1 = VOUT(S) [V]*2 Ta V
[ppm/°C]*3 1000
Ta
OUT
*1. Change in temperature of output voltage
*2. Set output voltage
*3. Output voltage temperature coefficient
*5. The output current can be at least this value.
Due to restrictions on the package power dissipation, this value may not be satisfied. Attention should be paid to the
power dissipation of the package when the output current is large.
This specification is guaranteed by design.
6
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Test Circuits
1.
+
VOUT
VIN
A
+
V
ON/OFF
VSS
Set to ON
Figure
4
2.
A
VOUT
VIN
ON/OFF
VSS
Set to
VIN or GND
Figure
3.
VIN
5
VOUT
ON/OFF
A
V
VSS
Set to ON
Figure
4.
VIN
A ON/OFF
VOUT
VSS
Figure
5.
VIN
6
V
RL
7
VOUT
ON/OFF
VSS
V
RL
Set to ON
Figure
8
7
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
Standard Circuit
Output
Input
VIN
CIN
VOUT
*2
CL
ON/OFF
VSS
*1
GND
Single GND
*1. CIN is a capacitor for stabilizing the input.
*2. A ceramic capacitor of 0.1 F or more can be used for CL.
Figure
9
Caution The above connection diagram and constant will not guarantee successful operation.
Perform thorough evaluation using the actual application to set the constant.
Condition of Application
Input capacitor (CIN):
Output capacitor (CL):
ESR of output capacitor:
0.1 F or more
0.1 F or more
10 or less
Caution Generally a series regulator may cause oscillation, depending on the selection of external
parts. Check that no oscillation occurs with the application using the above capacitor.
Selection of Input and Output Capacitors (CIN, CL)
The S-T111 Series requires an output capacitor between the VOUT pin and the VSS pin for phase
compensation. Operation is stabilized by a ceramic capacitor with an output capacitance of 0.1 F or more in
the entire temperature range. When using an OS capacitor, a tantalum capacitor, or an aluminum electrolytic
capacitor, the capacitance must be 0.1 F or more, and the ESR must be 10 or less.
The value of the output overshoot or undershoot transient response varies depending on the value of the output
capacitor. The required capacitance of the input capacitor differs depending on the application.
The recommended value for an application is CIN 1.0 F and CL 0.47 F; however, when selecting the
output capacitor, perform sufficient evaluation, including evaluation of temperature characteristics, on the actual
device.
8
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Explanation of Terms
1. Low dropout voltage regulator
This voltage regulator has the low dropout voltage due to its built-in low on-resistance transistor.
2. Low ESR
A capacitor whose ESR (Equivalent Series Resistance) is low. The S-T111 Series enables use of a low
ESR capacitor, such as a ceramic capacitor, for the output-side capacitor (CL). A capacitor whose ESR
is 10 or less can be used.
3. Output voltage (VOUT)
The accuracy of the output voltage is ensured at 1.0% under the specified conditions of fixed input
voltage*1, fixed output current, and fixed temperature.
*1.
Differs depending on the product.
Caution
If the above conditions change, the output voltage value may vary and exceed the
accuracy range of the output voltage. Refer to “ Electrical Characteristics” and “
Characteristics (Typical Data)” for details.
VOUT1
VINVOUT
4. Line Regulation
Indicates the dependency of the output voltage on the input voltage. That is, the values show how
much the output voltage changes due to a change in the input voltage with the output current remaining
unchanged.
5. Load regulation (VOUT2)
Indicates the dependency of the output voltage on the output current. That is, the values show how
much the output voltage changes due to a change in the output current with the input voltage remaining
unchanged.
6. Dropout voltage (Vdrop)
Indicates the difference between input voltage (VIN1) and the output voltage when; decreasing input
voltage (VIN) gradually until the output voltage has dropped out to the value of 98% of output voltage
(VOUT3), which is at VIN = (VOUT3 0.98).
Vdrop = VIN1 (VOUT3 0.98)
9
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
VOUT
Ta VOUT
7. Output Voltage Temperature Coefficient
The shaded area in Figure 10 is the range where VOUT varies in the operation temperature range when
the output voltage temperature coefficient is 100 ppm/C.
Example of S-T111B28 typ. product
VOUT
[V]
0.28 mV/C
VOUT(E)*1
0.28 mV/C
40
25
85
Ta [C]
*1. VOUT(E) is the value of the output voltage measured at Ta = 25C.
Figure
10
A change in the temperature of the output voltage [mV/°C] is calculated using the following equation.
V
VOUT
[mV/°C]*1 = VOUT(S) [V]*2 Ta OUT
[ppm/°C]*3 1000
Ta
VOUT
*1.
*2.
*3.
10
Change in temperature of output voltage
Set output voltage
Output voltage temperature coefficient
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Operation
1. Basic operation
Figure 11 shows the block diagram of the S-T111 Series.
The error amplifier compares the reference voltage (Vref) with feedback voltage (Vfb), which is the output
voltage resistance-divided by feedback resistors (Rs and Rf). It supplies the gate voltage necessary to
maintain the constant output voltage which is not influenced by the input voltage and temperature
change, to the output transistor.
VIN
*1
Current
supply
Error
amplifier
Vref
VOUT
Rf
Vfb
Reference voltage
circuit
Rs
VSS
*1.
Parasitic diode
Figure
11
2. Output transistor
In the S-T111 Series, a low on-resistance P-channel MOS FET is used as the output transistor.
Be sure that VOUT does not exceed VIN 0.3 V to prevent the voltage regulator from being damaged due
to reverse current flowing from the VOUT pin through a parasitic diode to the VIN pin, when the potential
of VOUT became higher than VIN.
11
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
3. ON/OFF pin
This pin starts and stops the regulator.
When the ON/OFF pin is set to OFF level, the entire internal circuit stops operating, and the built-in
P-channel MOS FET output transistor between the VIN pin and the VOUT pin is turned off, reducing
current consumption significantly. The VOUT pin becomes the VSS level due to the internally divided
resistance of several M between the VOUT pin and the VSS pin.
The structure of the ON/OFF pin is as shown in Figure 12. Since the ON/OFF pin is neither pulled down
nor pulled up internally, do not use it in the floating status. In addition, note that the current consumption
increases if a voltage of 0.3 V to VIN – 0.3 V is applied to the ON/OFF pin. When not using the ON/OFF
pin, connect it to the VSS pin in the product A type, and connect it to the VIN pin in B type.
Table
Product Type
ON/OFF Pin
Internal Circuit
VOUT Pin Voltage
Current Consumption
A
“L”: ON
Operate
Set value
ISS1
A
“H”: OFF
Stop
VSS level
ISS2
B
“L”: OFF
Stop
VSS level
ISS2
B
“H”: ON
Operate
Set value
ISS1
VIN
ON/OFF
VSS
Figure
12
5
12
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Precautions
Wiring patterns for the VIN pin, the VOUT pin and GND should be designed so that the impedance is
low. When mounting an output capacitor between the VOUT pin and the VSS pin (CL) and a capacitor
for stabilizing the input between the VIN pin and the VSS pin (CIN), the distance from the capacitors to
these pins should be as short as possible.
Note that generally the output voltage may increase when a series regulator is used at low load current
(1.0 mA or less).
Generally a series regulator may cause oscillation, depending on the selection of external parts. The
following conditions are recommended for S-T111 Series. However, be sure to perform sufficient
evaluation under the actual usage conditions for selection, including evaluation of temperature
characteristics.
Input capacitor (CIN):
1.0 F or more
Output capacitor (CL):
0.47 F or more
Equivalent series resistance (ESR): 10 or less
The voltage regulator may oscillate when the impedance of the power supply is high and the input
capacitance is small or an input capacitor is not connected.
Overshoot may occur in the output voltage momentarily if the voltage is rapidly raised at power-on or
when the power supply fluctuates. Sufficiently evaluate the output voltage at power-on with the actual
device.
The application conditions for the input voltage, the output voltage, and the load current should not
exceed the package power dissipation.
Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in
electrostatic protection circuit.
In determining the output current, attention should be paid to the output current value specified in Table
4 in “ Electrical Characteristics” and footnote *5 of the table.
ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement
by products including this IC of patents owned by a third party.
13
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
Characteristics (Typical Data)
(1) Output Voltage vs. Output current (when load current increases)
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
S-T111B30 (Ta 25°C)
3.5
3.0
2.5
6.5 V
VIN 1.8 V
VOUT [V]
VOUT [V]
S-T111B15 (Ta 25°C)
2.5 V
100
200
300
400
500
6.5 V
1.5
1.0
4.0 V
0.5
0
0
VIN 3.3 V
2.0
600
0
100
IOUT [mA]
200
400
300
500
600
IOUT [mA]
S-T111B50 (Ta 25°C)
6
5
VOUT [V]
4
VIN 5.3 V
3
6.0 V
2
6.5 V
1
0
0
100
200
300
400
500
600
Remark In determining the output current, attention
should be paid to the following.
1) The minimum output current value
and footnote *5 in the “ Electrical
Characteristics”
2) The package power dissipation
IOUT [mA]
(2) Output voltage vs. Input voltage
S-T111B30 (Ta 25°C)
1.6
3.1
1.5
3.0
1.4
IOUT 1 mA
30 mA
50 mA
1.3
1.2
1.1
1.0
1.0
VOUT [V]
VOUT [V]
S-T111B15 (Ta 25°C)
1.5
2.0
2.5
3.0
3.5
5.5
VOUT [V]
5.0
IOUT 1 mA
50 mA
3.5
30 mA
3.0
2.5
2.0
3.0
4.0
VIN [V]
14
2.7
2.5
2.5
3.0
3.5
VIN [V]
S-T111B50 (Ta 25°C)
4.0
IOUT 1 mA
30 mA
50 mA
2.8
2.6
VIN [V]
4.5
2.9
5.0
6.0
7.0
4.0
4.5
5.0
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
(3) Dropout voltage vs. Output current
0.45
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
S-T111B30
85°C
25°C
Vdrop [V]
Vdrop [V]
S-T111B15
–40°C
0
50
100
200
150
IOUT [mA]
0.45
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
85°C
25°C
–40°C
0
50
100
150
200
IOUT [mA]
Vdrop [V]
S-T111B50
0.45
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
85°C
25°C
–40°C
0
50
100
200
150
IOUT [mA]
Vdrop [V]
(4) Dropout voltage vs. Set output voltage
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
150 mA
100 mA
50 mA
30 mA
10 mA
0
1
2
3
4
5
6
7
VOUT(S) [V]
15
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
(5) Output voltage vs. Ambient temperature
S-T111B15
S-T111B30
1.60
VOUT [V]
VOUT [V]
1.55
1.50
1.45
1.40
–50
–25
25
0
50
75
100
3.20
3.15
3.10
3.05
3.00
2.95
2.90
2.85
2.80
–50
–25
0
Ta [C]
25
50
75
100
Ta [C]
S-T111B50
5.3
5.2
VOUT [V]
5.1
5.0
4.9
4.8
4.7
–50
25
0
–25
50
75
100
Ta [C]
(6) Current consumption vs. Input voltage
S-T111B30
120
120
100
100
80
80
ISS1 [A]
ISS1 [A]
S-T111B15
25°C
60 85°C
40
–40°C
20
0
4
6
8
40
100
25°C
80
–40°C
60
40
85°C
20
0
2
4
VIN [V]
0
2
4
VIN [V]
120
ISS1 [A]
–40°C
60
0
2
0
S-T111B50
16
85°C
20
VIN [V]
0
25°C
6
8
6
8
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
(7) Ripple rejection
S-T111B15 (Ta 25°C)
S-T111B30 (Ta 25°C)
VIN 2.5 V, COUT 0.47 F
VIN 4.0 V, COUT 0.47 F
100
50 mA
80
60
Ripple Rejection [dB]
Ripple Rejection [dB]
100
IOUT 1 mA
30 mA
40
20
0
10
100
1k
10k
100k
1M
Frequency [Hz]
50 mA
IOUT 1 mA
80
30 mA
60
40
20
0
10
100
1k
10k
100k
1M
Frequency [Hz]
S-T111B50 (Ta 25°C)
VIN 6.0 V, COUT 0.47 F
Ripple Rejection [dB]
100
80
60
50 mA
IOUT 1 mA
30 mA
40
20
0
10
100
1k
10k
100k
1M
Frequency [Hz]
17
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
Rev.3.1_02
S-T111 Series
Reference Data
(1) Input transient response characteristics
S-T111B30 (Ta 25°C)
IOUT 30 mA, tr tf 5.0 s, COUT 0.47 F, CIN 0 F
IOUT 30 mA, tr tf 5.0 s, COUT 0.47 F, CIN 0 F
-40
-20
0
20
40
60
6
3.08
3.06
3.04
3.02
3.00
5
VIN
4
3
VOUT
2
1
2.98
2.96
-40
80 100 120 140 160
VIN [V]
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
VOUT [V]
1.62
1.60
1.58
VIN
1.56
1.54
1.52
VOUT
1.50
1.48
1.46
VIN [V]
VOUT [V]
S-T111B15 (Ta 25°C)
-20
0
20
40
t [s]
60
0
80 100 120 140 160
t [s]
S-T111B50 (Ta 25°C)
5.12
5.10
VIN
5.08
5.06
5.04
5.02
VOUT
5.00
4.98
4.96
-40
-20
0
20
40
60
8
7
6
5
4
3
2
1
0
VIN [V]
VOUT [V]
IOUT 30 mA, tr tf = 5.0 s, COUT 0.47 F, CIN 0 F
80 100 120 140 160
t [s]
(2) Load transient response characteristics
S-T111B15 (Ta 25°C)
S-T111B30 (Ta 25°C)
VIN 2.5 V, COUT 0.47 F, CIN 1.0 F, IOUT 50 mA 100 mA
VIN 4.0 V, COUT 0.47 F, CIN 1.0 F, IOUT 50 mA 100 mA
1.55
1.50
3.10
0
20
40
60
–100
–150
2.90
-40 -20
80 100 120 140 160
5.05
150
5.00
100
50
0
VOUT
–50
–100
4.95
4.90
-40 -20
–150
0
20
40
60
t [s]
18
–150
0
20
40
60
t [s]
80 100 120 140 160
IOUT [mA]
VOUT [V]
5.10
0
2.95
VIN 6.0 V, COUT 0.47 F, CIN 1.0 F, IOUT 50 mA 100 mA
IOUT
3.05 VOUT
–50
t [s]
5.15
50
3.00
S-T111B50 (Ta 25°C)
5.20
100
IOUT
–100
–50
1.45
-40 -20
3.15
50
0
VOUT
1.40
100
150
80 100 120 140 160
IOUT [mA]
1.60
IOUT
3.20
VOUT [V]
VOUT [V]
1.65
150
IOUT [mA]
1.70
Rev.3.1_02
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
(3) ON/OFF pin transient response characteristics
S-T111B15 (Ta 25°C)
S-T111B30 (Ta 25°C)
VIN 2.5 V, COUT 0.47 F, CIN 1.0 F, IOUT 100 mA
VIN 4.0 V, COUT 0.47 F, CIN 1.0 F, IOUT 100 mA
0
–1
VOUT [V]
8
1
2
1
2
0
–1
VOUT
-0.4 -0.2
0
0.2 0.4
0.6 0.8
t [ms]
1.0
1.2
1.4 1.6
6
4
VON/OFF
6
2
4
2
–2
0
–3
–2
0
–2
VOUT
-0.4 -0.2
VON/OFF [V]
VON/OFF
3
10
VOUT [V]
4
3
VON/OFF [V]
5
–4
0
0.2 0.4
0.6 0.8
1.0
1.2
1.4 1.6
–6
t [ms]
19
2.9±0.2
1.9±0.2
4
5
1
2
+0.1
0.16 -0.06
3
0.95±0.1
0.4±0.1
No. MP005-A-P-SD-1.3
TITLE
SOT235-A-PKG Dimensions
No.
MP005-A-P-SD-1.3
ANGLE
UNIT
mm
ABLIC Inc.
4.0±0.1(10 pitches:40.0±0.2)
+0.1
ø1.5 -0
+0.2
ø1.0 -0
2.0±0.05
0.25±0.1
4.0±0.1
1.4±0.2
3.2±0.2
3 2 1
4
5
Feed direction
No. MP005-A-C-SD-2.1
TITLE
SOT235-A-Carrier Tape
No.
MP005-A-C-SD-2.1
ANGLE
UNIT
mm
ABLIC Inc.
12.5max.
9.0±0.3
Enlarged drawing in the central part
ø13±0.2
(60°)
(60°)
No. MP005-A-R-SD-1.1
SOT235-A-Reel
TITLE
No.
MP005-A-R-SD-1.1
ANGLE
QTY.
UNIT
mm
ABLIC Inc.
3,000
Disclaimers (Handling Precautions)
1.
All the information described herein (product data, specifications, figures, tables, programs, algorithms and
application circuit examples, etc.) is current as of publishing date of this document and is subject to change without
notice.
2.
The circuit examples and the usages described herein are for reference only, and do not guarantee the success of
any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products
described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other
right due to the use of the information described herein.
3.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described
herein.
4.
Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute
maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to
the use of the products outside their specified ranges.
5.
Before using the products, confirm their applications, and the laws and regulations of the region or country where they
are used and verify suitability, safety and other factors for the intended use.
6.
When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related
laws, and follow the required procedures.
7.
The products are strictly prohibited from using, providing or exporting for the purposes of the development of
weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands
caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear,
biological or chemical weapons or missiles, or use any other military purposes.
8.
The products are not designed to be used as part of any device or equipment that may affect the human body, human
life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control
systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment,
aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by
ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of
the products.
9.
In general, semiconductor products may fail or malfunction with some probability. The user of the products should
therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread
prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social
damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are
allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the
product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy
metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be
careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information
described herein does not convey any license under any intellectual property rights or any other rights belonging to
ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this
document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express
permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales
representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into
the English language and the Chinese language, shall be controlling.
2.4-2019.07
www.ablic.com
工商网监
湘ICP备2023018690号
