0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
HEF4520BT-Q100J

HEF4520BT-Q100J

  • 厂商:

    NEXPERIA(安世)

  • 封装:

    SOIC16_150MIL

  • 描述:

    IC BINARY COUNTER DUAL 16SOIC

  • 数据手册
  • 价格&库存
HEF4520BT-Q100J 数据手册
HEF4520B-Q100 Dual binary counter Rev. 1 — 14 March 2017 1 Product data sheet General description The HEF4520B-Q100 is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (nCP0) and an active LOW clock input (nCP1), buffered outputs from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous master reset input (nMR). The counter advances on either the LOW-to-HIGH transition of the nCP0 input if nCP1 is HIGH or the HIGH-to-LOW transition of the nCP1 input if nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter while the other clock input may be used as a clock enable input. Schmitt trigger action makes the clock input highly tolerant of slower clock rise and fall times. A HIGH on nMR resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and nCP1. It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 3) and is suitable for use in automotive applications. 2 Features and benefits • Automotive product qualification in accordance with AEC-Q100 (Grade 3) – Specified from -40 °C to +85 °C • Tolerant of slow clock rise and fall times • Fully static operation • 5 V, 10 V, and 15 V parametric ratings • Standardized symmetrical output characteristics • ESD protection: – MIL-STD-883, method 3015 exceeds 2000 V – HBM JESD22-A114F exceeds 2000 V – MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω) • Complies with JEDEC standard JESD 13-B 3 Ordering information Table 1. Ordering information All types operate from -40 °C to +85 °C. Type number HEF4520BT-Q100 Package Name Description Version SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 HEF4520B-Q100 Nexperia Dual binary counter 4 Functional diagram 1Q0 3 1 1CP0 1Q1 4 2 1CP1 1Q2 5 1Q3 6 7 1MR 2Q0 11 9 2CP0 2Q1 12 10 2CP1 2Q2 13 2Q3 14 15 2MR 001aae698 Figure 1. Functional diagram 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 2 nCP0 nCP1 nMR 3 4 nQ0 nQ1 nQ2 nQ3 001aae707 Figure 2. Timing diagram nQ0 nCP1 nCP0 T FF 1 nQ1 Q T CD Q FF 2 nQ2 Q CD Q T FF 3 nQ3 Q CD Q T FF 4 Q CD Q nMR 001aae705 Figure 3. Logic diagram for one counter HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 2 / 14 HEF4520B-Q100 Nexperia Dual binary counter 5 Pinning information 5.1 Pinning HEF4520B-Q100 1CP0 1 16 VDD 1CP1 2 15 2MR 1Q0 3 14 2Q3 1Q1 4 13 2Q2 1Q2 5 12 2Q1 1Q3 6 11 2Q0 1MR 7 10 2CP1 VSS 8 9 2CP0 aaa-026521 Figure 4. Pin configuration 5.2 Pin description Table 2. Pin description Symbol Pin Description 1CP0, 2CP0 1, 9 clock input (LOW-to-HIGH triggered) 1CP1, 2CP1 2, 10 clock input (HIGH-to-LOW triggered) 1Q0 to 1Q3 3, 4, 5, 6 output 1MR, 2MR 7, 15 master reset input VSS 8 ground supply voltage 2Q0 to 2Q3 11, 12, 13, 14 output VDD 16 supply voltage HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 3 / 14 HEF4520B-Q100 Nexperia Dual binary counter 6 Functional description Table 3. Function table [1] nCP0 nCP1 nMR Mode ↑ H L counter advances L ↓ L counter advances ↓ X L no change X ↑ L no change ↑ L L no change H ↓ L no change X X H nQ0 to nQ3 = LOW [1] H = HIGH voltage level; L = LOW voltage level; X = don’t care; ↑ = positive-going transition; ↓ = negative-going transition. 7 Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground). Symbol Parameter Conditions Min Max Unit -0.5 +18 V - ±10 mA -0.5 VDD + 0.5 - ±10 mA VDD supply voltage IIK input clamping current VI input voltage IOK output clamping current II/O input/output current - ±10 mA IDD supply current - 50 mA Tstg storage temperature -65 +150 °C Tamb ambient temperature -40 +85 °C - 500 mW - 100 mW Ptot total power dissipation P power dissipation [1] VI < -0.5 V or VI > VDD + 0.5 V VO < -0.5 V or VO > VDD + 0.5 V per output SO16 package [1] V For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C. 8 Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit VDD supply voltage 3 - 15 V VI input voltage 0 - VDD V Tamb ambient temperature in free air -40 - +85 °C Δt/ΔV input transition rise and fall rate VDD = 5 V - - 3.75 μs/V VDD = 10 V - - 0.5 μs/V VDD = 15 V - - 0.08 μs/V HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 4 / 14 HEF4520B-Q100 Nexperia Dual binary counter 9 Static characteristics Table 6. Static characteristics VSS = 0 V; VI = VSS or VDD unless otherwise specified. Symbol Parameter VIH VIL VOH VOL IOH IOL HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage HIGH-level output current LOW-level output current Conditions VDD Tamb = -40 °C Tamb = 25 °C Tamb = 85 °C Unit Min Max Min Max Min Max 5V 3.5 - 3.5 - 3.5 - V 10 V 7.0 - 7.0 - 7.0 - V 15 V 11.0 - 11.0 - 11.0 - V 5V - 1.5 - 1.5 - 1.5 V 10 V - 3.0 - 3.0 - 3.0 V 15 V - 4.0 - 4.0 - 4.0 V 5V 4.95 - 4.95 - 4.95 - V 10 V 9.95 - 9.95 - 9.95 - V 15 V 14.95 - 14.95 - 14.95 - V 5V - 0.05 - 0.05 - 0.05 V 10 V - 0.05 - 0.05 - 0.05 V 15 V - 0.05 - 0.05 - 0.05 V VO = 2.5 V 5V - -1.7 - -1.4 - -1.1 mA VO = 4.6 V 5V - -0.52 - -0.44 - -0.36 mA VO = 9.5 V 10 V - -1.3 - -1.1 - -0.9 mA VO = 13.5 V 15 V - -3.6 - -3.0 - -2.4 mA VO = 0.4 V 5V 0.52 - 0.44 - 0.36 - mA VO = 0.5 V 10 V 1.3 - 1.1 - 0.9 - mA VO = 1.5 V 15 V 3.6 - 3.0 - 2.4 - mA |IO| < 1 μA |IO| < 1 μA |IO| < 1 μA; VI = VSS or VDD |IO| < 1 μA; VI = VSS or VDD II input leakage current VDD = 15 V 15 V - ±0.3 - ±0.3 - ±1.0 μA IDD supply current IO = 0 A; VI = VSS or VDD 5V - 20 - 20 - 150 μA 10 V - 40 - 40 - 300 μA 15 V - 80 - 80 - 600 μA - - - - 7.5 - - pF CI input capacitance HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 5 / 14 HEF4520B-Q100 Nexperia Dual binary counter 10 Dynamic characteristics Table 7. Dynamic characteristics VSS = 0 V; Tamb = 25 °C; for test circuit see Figure 6; unless otherwise specified. Symbol Parameter tPHL HIGH to LOW propagation delay Conditions Extrapolation formula Min Typ Max Unit 83 ns + (0.55 ns/pF)CL - 110 220 ns 10 V 39 ns + (0.23 ns/pF)CL - 50 100 ns 15 V 32 ns + (0.16 ns/pF)CL - 40 80 ns 5V 48 ns + (0.55 ns/pF)CL - 75 150 ns 10 V 24 ns + (0.23 ns/pF)CL - 35 70 ns 17 ns + (0.16 ns/pF)CL - 25 50 ns 83 ns + (0.55 ns/pF)CL - 110 220 ns 39 ns + (0.23 ns/pF)CL - 50 100 ns 32 ns + (0.16 ns/pF)CL - 40 80 ns 10 ns + (1.00 ns/pF)CL - 60 120 ns 10 V 9 ns + (0.42 ns/pF)CL - 30 60 ns 15 V 6 ns + (0.28 ns/pF)CL - 20 40 ns 5V 60 30 - ns 10 V 30 15 - ns 15 V 20 10 - ns 5V 60 30 - ns 10 V 30 15 - ns 15 V 20 10 - ns 5V 30 15 - ns 10 V 20 10 - ns 15 V 16 8 - ns 5V 50 25 - ns 10 V 30 15 - ns 15 V 20 10 - ns 5V 50 25 - ns 10 V 30 15 - ns 15 V 20 10 - ns 5V 50 25 - ns 10 V 30 15 - ns 15 V 20 10 - ns 5V 8 16 - MHz 10 V 15 30 - MHz 15 V 20 40 - MHz VDD nCP0, nCP1 to nQn; see Figure 5 nMR to nQn; see Figure 5 5V [1] 15 V tPLH LOW to HIGH propagation delay nCP0, nCP1 to nQn; see Figure 5 5V [1] 10 V 15 V tt tW transition time pulse width nQn; see Figure 5 nCP0 input LOW; minimum width; see Figure 5 nCP1 input HIGH; minimum width; see Figure 5 nMR input HIGH; minimum width; see Figure 5 tsu set-up time nCP0 to nCP1; see Figure 5 nCP1 to nCP0; see Figure 5 trec fmax recovery time maximum frequency HEF4520B_Q100 Product data sheet see Figure 5 nCP0, nCP1; see Figure 5 5V [1] All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 6 / 14 HEF4520B-Q100 Nexperia Dual binary counter [1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF). Table 8. Dynamic power dissipation PD PD can be calculated from the formulas shown. VSS = 0 V; tr = tf ≤ 20 ns; Tamb = 25 °C. Symbol Parameter PD dynamic power dissipation HEF4520B_Q100 Product data sheet VDD 5V Typical formula for PD (μW) PD = 850 × fi + Σ(fo × CL) × Where: 2 VDD 2 VDD 10 V PD = 3800 × fi + Σ(fo × CL) × 15 V PD = 10200 × fi + Σ(fo × CL) × VDD 2 All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 fi = input frequency in MHz, fo = output frequency in MHz, CL = output load capacitance in pF, VDD = supply voltage in V, Σ(fo × CL) = sum of the outputs. © Nexperia B.V. 2017. All rights reserved. 7 / 14 HEF4520B-Q100 Nexperia Dual binary counter 10.1 Waveforms and test circuit VI VM nCP0 input 0V VI nCP1 input VM 0V 0V tsu tsu VI nMR input VM 0V tPHL tPLH VOH nQn output tPHL 90 % VM 10 % VOL tt tt 001aae702 a. nCP0 and nCP1 set-up times, propagation delays and output transition times 1/fmax VI nCP1 input (nCP0 = LOW) VM 0V tW VI nCP0 input (nCP1 = HIGH) VM 0V tW VI nMR input VM 0V tW trec 001aae701 b. nMR recovery time, minimum nCP0, nCP1, and nMR pulse widths and maximum frequency Measurement points are given in Table 9. The logic levels VOH and VOL are typical output voltage levels that occur with the output load. Figure 5. Waveforms showing measurements for switching times HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 8 / 14 HEF4520B-Q100 Nexperia Dual binary counter tW VI 90 % negative pulse 90 % VM VM 10 % 0V VI 10 % tf tr tr tf 90 % positive pulse 90 % VM VM 10 % 0V 10 % tW 001aaj781 a.Input waveforms VDD G VI VO DUT RT CL 001aag182 b.Test circuit Test data is given in Table 9. Definitions for test circuit: CL = Load capacitance including jig and probe capacitance; RT = Termination resistance should be equal to output impedance Zo of the pulse generator. Figure 6. Test circuit for measuring switching times Table 9. Measurement points and test data Supply voltage Input VDD VI VM tr, tf CL 5 V to 15 V VDD 0.5VI ≤ 20 ns 50 pF HEF4520B_Q100 Product data sheet Load All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 9 / 14 HEF4520B-Q100 Nexperia Dual binary counter 11 Package outline SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E A X c y HE v M A Z 16 9 Q A2 A (A 3) A1 pin 1 index θ Lp 1 L 8 e w M bp 0 2.5 detail X 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e HE L Lp Q v w y Z (1) mm 1.75 0.25 0.10 1.45 1.25 0.25 0.49 0.36 0.25 0.19 10.0 9.8 4.0 3.8 1.27 6.2 5.8 1.05 1.0 0.4 0.7 0.6 0.25 0.25 0.1 0.7 0.3 inches 0.069 0.010 0.057 0.004 0.049 0.01 0.019 0.0100 0.39 0.014 0.0075 0.38 0.16 0.15 0.05 0.039 0.016 0.028 0.020 0.01 0.01 0.004 0.028 0.012 0.244 0.041 0.228 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. REFERENCES OUTLINE VERSION IEC JEDEC SOT109-1 076E07 MS-012 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19 Figure 7. Package outline SOT109-1 (SO16) HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 10 / 14 HEF4520B-Q100 Nexperia Dual binary counter 12 Abbreviations Table 10. Abbreviations Acronym Description DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MIL Military MM Machine Model 13 Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes HEF4520B_Q100 v.1 20170314 Product data sheet - - HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 11 / 14 HEF4520B-Q100 Nexperia Dual binary counter 14 Legal information 14.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] [2] [3] Please consult the most recently issued document before initiating or completing a design. The term 'short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 14.2 Definitions Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 14.3 Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation HEF4520B_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 12 / 14 HEF4520B-Q100 Nexperia Dual binary counter Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. HEF4520B_Q100 Product data sheet 14.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. All information provided in this document is subject to legal disclaimers. Rev. 1 — 14 March 2017 © Nexperia B.V. 2017. All rights reserved. 13 / 14 HEF4520B-Q100 Nexperia Dual binary counter Contents 1 2 3 4 5 5.1 5.2 6 7 8 9 10 10.1 11 12 13 14 General description ............................................ 1 Features and benefits .........................................1 Ordering information .......................................... 1 Functional diagram ............................................. 2 Pinning information ............................................ 3 Pinning ............................................................... 3 Pin description ................................................... 3 Functional description ........................................4 Limiting values .................................................... 4 Recommended operating conditions ................ 4 Static characteristics .......................................... 5 Dynamic characteristics .....................................6 Waveforms and test circuit ................................ 8 Package outline .................................................10 Abbreviations .................................................... 11 Revision history ................................................ 11 Legal information .............................................. 12 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. © Nexperia B.V. 2017. All rights reserved. For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 14 March 2017 Document identifier: HEF4520B_Q100
HEF4520BT-Q100J 价格&库存

很抱歉,暂时无法提供与“HEF4520BT-Q100J”相匹配的价格&库存,您可以联系我们找货

免费人工找货