74LV4052D,118

74LV4052D,118

  • 厂商:

    NEXPERIA(安世)

  • 封装:

    SOIC16_150MIL

  • 描述:

    双4通道模拟多路复用器/解复用器

  • 数据手册
  • 价格&库存
74LV4052D,118 数据手册
74LV4052 Dual 4-channel analog multiplexer/demultiplexer Rev. 5 — 17 March 2016 Product data sheet 1. General description The 74LV4052 is a low-voltage CMOS device and is pin and function compatible with the 74HC/HCT4052. The 74LV4052 is a dual 4-channel analog multiplexer/demultiplexer with a common select logic. Each multiplexer has four independent inputs/outputs (nY0 to nY3) and a common input/output (nZ). The common channel select logics include two digital select inputs (S0 and S1) and an active LOW enable input (E). With E LOW, one of the four switches is selected (low impedance ON-state) by S0 and S1. With E HIGH, all switches are in the high impedance OFF-state, independent of S0 and S1. VCC and GND are the supply voltage pins for the digital control inputs (S0, S1 and E). The VCC to GND ranges are 1.0 V to 6.0 V. The analog inputs/outputs (nY0, to nY3, and nZ) can swing between VCC as a positive limit and VEE as a negative limit. VCC - VEE may not exceed 6.0 V. For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground). 2. Features and benefits  Optimized for low-voltage applications: 1.0 V to 6.0 V  Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  Low ON resistance:  145  (typical) at VCC  VEE = 2.0 V  90  (typical) at VCC  VEE = 3.0 V  60  (typical) at VCC  VEE = 4.5 V  Logic level translation:  To enable 3 V logic to communicate with 3 V analog signals  Typical ‘break before make’ built in  ESD protection:  HBM JESD22-A114E exceeds 2000 V  MM JESD22-A115-A exceeds 200 V  Multiple package options  Specified from 40 C to +85 C and from 40 C to +125 C 74LV4052 Nexperia Dual 4-channel analog multiplexer/demultiplexer 3. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74LV4052D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 74LV4052DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 74LV4052PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 4. Functional diagram 9&&      6 (  /2*,& /(9(/ &219(56,21 
74LV4052D,118 价格&库存

很抱歉,暂时无法提供与“74LV4052D,118”相匹配的价格&库存,您可以联系我们找货

免费人工找货
74LV4052D,118
  •  国内价格 香港价格
  • 1+2.916111+0.37595
  • 10+2.0402110+0.26303
  • 25+1.8129125+0.23372
  • 100+1.56092100+0.20124
  • 250+1.44131250+0.18582
  • 500+1.36923500+0.17652
  • 1000+1.309881000+0.16887

库存:2870

74LV4052D,118
  •  国内价格 香港价格
  • 2500+1.247162500+0.16079
  • 5000+1.209395000+0.15592
  • 7500+1.190467500+0.15348
  • 12500+1.1694912500+0.15077
  • 17500+1.1572317500+0.14919
  • 25000+1.1454425000+0.14767

库存:2870

74LV4052D,118
  •  国内价格
  • 1+2.81880
  • 10+2.19240
  • 30+1.92240
  • 100+1.58760
  • 500+1.44720
  • 1000+1.36080

库存:6