0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
74LVC2G66DP-Q100H

74LVC2G66DP-Q100H

  • 厂商:

    NEXPERIA(安世)

  • 封装:

    TSSOP8_3X3MM

  • 描述:

    硅双向开关

  • 数据手册
  • 价格&库存
74LVC2G66DP-Q100H 数据手册
74LVC2G66-Q100 Bilateral switch Rev. 3 — 30 October 2018 Product data sheet 1. General description The 74LVC2G66-Q100 is a low-power, low-voltage, high-speed Si-gate CMOS device. The 74LVC2G66-Q100 provides two single pole, single-throw analog switch functions. Each switch has two input/output terminals (nY and nZ) and an active HIGH enable input (nE). When nE is LOW, the analog switch is turned off. Schmitt trigger action at the enable inputs makes the circuit tolerant of slower input rise and fall times across the entire VCC range from 1.65 V to 5.5 V. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. 2. Features and benefits • • • • • • • • • • Automotive product qualification in accordance with AEC-Q100 (Grade 1) • Specified from -40 °C to +85 °C and from -40 °C to +125 °C Wide supply voltage range from 1.65 V to 5.5 V Very low ON resistance: • 7.5 Ω (typical) at VCC = 2.7 V • 6.5 Ω (typical) at VCC = 3.3 V • 6 Ω (typical) at VCC = 5 V Switch current capability of 32 mA High noise immunity CMOS low power consumption TTL interface compatibility at 3.3 V Latch-up performance meets requirements of JESD78 Class I ESD protection: • MIL-STD-883, method 3015 exceeds 2000 V • HBM JESD22-A114F: exceeds 2000 V • CDM JESD22-C101E: exceeds 1000 V Enable input accepts voltages up to 5.5 V 3. Ordering information Table 1. Ordering information Type number Package Name Description Version 74LVC2G66DP-Q100 -40 °C to +125 °C Temperature range TSSOP8 plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 74LVC2G66DC-Q100 -40 °C to +125 °C VSSOP8 plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 74LVC2G66-Q100 Nexperia Bilateral switch 4. Marking Table 2. Marking codes Type number Marking code[1] 74LVC2G66DP-Q100 V66 74LVC2G66DC-Q100 V66 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram 1Y 1Z 1 1E # 2Z X1 2Y # 2E 1 X1 001aag497 Fig. 1. 1 Logic symbol 1 001aah808 Fig. 2. IEC logic symbol nZ nY nE VCC Fig. 3. mna658 Logic diagram (one switch) 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 2 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 6. Pinning information 6.1. Pinning 74LVC2G66 1Y 1 8 VCC 1Z 2 7 1E 2E 3 6 2Z GND 4 5 2Y 001aaa529 Fig. 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8) 6.2. Pin description Table 3. Pin description Symbol Pin Description 1Y 1 independent input or output 1Z 2 independent input or output 2E 3 enable input (active HIGH) GND 4 ground (0 V) 2Y 5 independent input or output 2Z 6 independent input or output 1E 7 enable input (active HIGH) VCC 8 supply voltage 7. Functional description Table 4. Function table H = HIGH voltage level; L = LOW voltage level. Input nE Switch L OFF-state H ON-state 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 3 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage VI input voltage IIK input clamping current VI < -0.5 V or VI > VCC + 0.5 V -50 - mA ISK switch clamping current VI < -0.5 V or VI > VCC + 0.5 V - ±50 mA VSW switch voltage enable and disable mode -0.5 VCC + 0.5 ISW switch current VSW > -0.5 V or VSW < VCC + 0.5 V - ±50 mA ICC supply current - 100 mA IGND ground current -100 - mA Tstg storage temperature -65 +150 °C Ptot total power dissipation - 250 mW [1] [2] [3] Conditions [1] Tamb = -40 °C to +125 °C [2] [3] Min Max Unit -0.5 +6.5 V -0.5 +6.5 V V The minimum input voltage rating may be exceeded if the input current rating is observed. The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed. For TSSOP8 package: above 55 °C the value of Ptot derates linearly with 2.5 mW/K. For VSSOP8 package: above 110 °C the value of Ptot derates linearly with 8 mW/K. 9. Recommended operating conditions Table 6. Operating conditions Symbol Parameter Conditions VCC supply voltage VI input voltage VSW switch voltage Tamb ambient temperature Δt/ΔV input transition rise and fall rate [1] VCC = 1.65 V to 2.7 V VCC = 2.7 V to 5.5 V [1] [2] [2] Min Max Unit 1.65 5.5 V 0 5.5 V 0 VCC V -40 +125 °C - 20 ns/V - 10 ns/V To avoid sinking GND current from terminal nZ when switch current flows in terminal nY, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no GND current will flow from terminal nY. In this case, there is no limit for the voltage drop across the switch. Applies to control signal levels. 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 4 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 10. Static characteristics Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter VIH Conditions HIGH-level input voltage VIL LOW-level input voltage -40 °C to +85 °C -40 °C to +125 °C Unit Min Typ[1] Max Min Max 0.65×VCC - - 0.65×VCC - V VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - V VCC = 2.7 V to 3.6 V 2.0 - - 2.0 - V VCC = 4.5 V to 5.5 V 0.7×VCC - - 0.7×VCC - V VCC = 1.65 V to 1.95 V - - 0.35×VCC - VCC = 2.3 V to 2.7 V - - 0.7 - VCC = 2.7 V to 3.6 V - - 0.8 - VCC = 4.5 V to 5.5 V - - 0.3×VCC - pin nE; VI = 5.5 V or GND; [2] VCC = 0 V to 5.5 V - ±0.1 ±1 - ±1 μA VCC = 1.65 V to 1.95 V 0.35×VCC V 0.7 V 0.8 V 0.3×VCC V II input leakage current IS(OFF) OFF-state leakage VCC = 5.5 V; see Fig. 5. current [2] - ±0.1 ±0.2 - ±0.5 μA IS(ON) ON-state leakage current VCC = 5.5 V; see Fig. 6. [2] - ±0.1 ±1 - ±2 μA ICC supply current VI = 5.5 V or GND; VSW = GND or VCC; VCC = 1.65 V to 5.5 V [2] - 0.1 4 - 4 μA ΔICC additional supply current pin nE; VI = VCC - 0.6 V; VSW = GND or VCC; VCC = 5.5 V [2] - 5 500 - 500 μA CI input capacitance - 2.0 - - - pF CS(OFF) OFF-state capacitance - 5.0 - - - pF CS(ON) ON-state capacitance - 9.5 - - - pF [1] [2] All typical values are measured at Tamb = 25 °C. These typical values are measured at VCC = 3.3 V. 10.1. Test circuits VCC VCC nE VIL nZ VI nE VIH nY GND IS IS VO VI nZ nY GND VO 001aag488 001aag489 VI = VCC or GND and VO = GND or VCC. Fig. 5. VI = VCC or GND and VO = open circuit. Test circuit for measuring OFF-state leakage current 74LVC2G66_Q100 Product data sheet Fig. 6. Test circuit for measuring ON-state leakage current All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 5 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 10.2. ON resistance Table 8. ON resistance At recommended operating conditions; voltages are referenced to GND (ground 0 V); for graphs see Fig. 8 to Fig. 13. Symbol Parameter Conditions -40 °C to +85 °C Unit Min Typ[1] Max Min Max - 34.0 130 - 195 Ω ISW = 8 mA; VCC = 2.3 V to 2.7 V - 12.0 30 - 45 Ω ISW = 12 mA; VCC = 2.7 V - 10.4 25 - 38 Ω ISW = 24 mA; VCC = 3 V to 3.6 V - 7.8 20 - 30 Ω ISW = 32 mA; VCC = 4.5 V to 5.5 V - 6.2 15 - 23 Ω - 8.2 18 - 27 Ω ISW = 8 mA; VCC = 2.3 V to 2.7 V - 7.1 16 - 24 Ω ISW = 12 mA; VCC = 2.7 V - 6.9 14 - 21 Ω ISW = 24 mA; VCC = 3 V to 3.6 V - 6.5 12 - 18 Ω ISW = 32 mA; VCC = 4.5 V to 5.5 V - 5.8 10 - 15 Ω ISW = 4 mA; VCC = 1.65 V to 1.95 V - 10.4 30 - 45 Ω ISW = 8 mA; VCC = 2.3 V to 2.7 V - 7.6 20 - 30 Ω ISW = 12 mA; VCC = 2.7 V - 7.0 18 - 27 Ω ISW = 24 mA; VCC = 3 V to 3.6 V - 6.1 15 - 23 Ω ISW = 32 mA; VCC = 4.5 V to 5.5 V - 4.9 10 - 15 Ω - 26.0 - - - Ω ISW = 8 mA; VCC = 2.3 V to 2.7 V - 5.0 - - - Ω ISW = 12 mA; VCC = 2.7 V - 3.5 - - - Ω ISW = 24 mA; VCC = 3 V to 3.6 V - 2.0 - - - Ω ISW = 32 mA; VCC = 4.5 V to 5.5 V - 1.5 - - - Ω RON(peak) ON resistance VI = GND to VCC; see Fig. 7. (peak) ISW = 4 mA; VCC = 1.65 V to 1.95 V RON(rail) -40 °C to +125 °C ON resistance VI = GND; see Fig. 7 (rail) ISW = 4 mA; VCC = 1.65 V to 1.95 V VI = VCC; see Fig. 7 RON(flat) [1] [2] ON resistance VI = GND to VCC (flatness) ISW = 4 mA; VCC = 1.65 V to 1.95 V [2] Typical values are measured at Tamb = 25 °C and nominal VCC. Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical VCC and temperature. 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 6 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 10.3. ON resistance test circuit and graphs mna673 40 RON (Ω) 30 (1) 20 (2) (3) 10 VSW (4) (5) VCC 0 nE VIH nY nZ GND VI ISW RON = VSW / ISW Test circuit for measuring ON resistance 001aaa712 55 RON (Ω) 1 2 3 4 VI (V) 5 (1) VCC = 1.8 V (2) VCC = 2.5 V (3) VCC = 2.7 V (4) VCC = 3.3 V (5) VCC = 5.0 V 001aag490 Fig. 7. 0 Fig. 8. Typical ON resistance as a function of input voltage; Tamb = 25 °C 001aaa708 15 RON (Ω) 45 13 35 11 (4) (3) (2) (1) 25 (1) (2) 9 (3) (4) 15 5 7 0 0.4 0.8 1.2 1.6 VI (V) 2.0 (1) Tamb = 125 °C (2) Tamb = 85 °C (3) Tamb = 25 °C (4) Tamb = -40 °C Fig. 9. Product data sheet 0 0.5 1.0 1.5 2.0 VI (V) 2.5 (1) Tamb = 125 °C (2) Tamb = 85 °C (3) Tamb = 25 °C (4) Tamb = -40 °C ON resistance as a function of input voltage; VCC = 1.8 V 74LVC2G66_Q100 5 Fig. 10. ON resistance as a function of input voltage; VCC = 2.5 V All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 7 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 001aaa709 13 001aaa710 10 RON (Ω) RON (Ω) 11 8 (1) (1) 9 (2) (2) 6 (3) (3) 7 (4) 5 0 0.5 1.0 (4) 1.5 2.0 4 2.5 3.0 VI (V) (1) Tamb = 125 °C (2) Tamb = 85 °C (3) Tamb = 25 °C (4) Tamb = -40 °C 0 1 2 3 VI (V) 4 (1) Tamb = 125 °C (2) Tamb = 85 °C (3) Tamb = 25 °C (4) Tamb = -40 °C Fig. 11. ON resistance as a function of input voltage; VCC = 2.7 V Fig. 12. ON resistance as a function of input voltage; VCC = 3.3 V 001aaa711 7 RON (Ω) 6 5 (1) (2) (3) 4 (4) 3 0 1 2 3 4 VI (V) 5 (1) Tamb = 125 °C (2) Tamb = 85 °C (3) Tamb = 25 °C (4) Tamb = -40 °C Fig. 13. ON resistance as a function of input voltage; VCC = 5.0 V 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 8 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 11. Dynamic characteristics Table 9. Dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 16. Symbol Parameter Conditions -40 °C to +85 °C Typ[1] Max Min Max VCC = 1.65 V to 1.95 V - 0.8 2.0 - 3.0 ns VCC = 2.3 V to 2.7 V - 0.4 1.2 - 2.0 ns VCC = 2.7 V - 0.4 1.0 - 1.5 ns VCC = 3.0 V to 3.6 V - 0.3 0.8 - 1.5 ns - 0.2 0.6 - 1.0 ns VCC = 1.65 V to 1.95 V 1.0 4.6 10 1.0 13.0 ns VCC = 2.3 V to 2.7 V 1.0 2.7 5.6 1.0 7.5 ns VCC = 2.7 V 1.0 2.7 5.0 1.0 6.5 ns VCC = 3.0 V to 3.6 V 1.0 2.4 4.4 1.0 6.0 ns VCC = 4.5 V to 5.5 V 1.0 1.8 3.9 1.0 5.0 ns VCC = 1.65 V to 1.95 V 1.0 3.8 9.0 1.0 11.5 ns VCC = 2.3 V to 2.7 V 1.0 2.1 5.5 1.0 7.0 ns VCC = 2.7 V 1.0 3.5 6.5 1.0 8.5 ns VCC = 3.0 V to 3.6 V 1.0 3.0 6.0 1.0 8.0 ns VCC = 4.5 V to 5.5 V 1.0 2.2 5.0 1.0 6.5 ns - 9.0 - - - pF VCC = 3.3 V - 11.0 - - - pF VCC = 5.0 V - 15.7 - - - pF [2][3] VCC = 4.5 V to 5.5 V enable time nE to nY or nZ; see Fig. 15. ten disable time nE to nY or nZ; see Fig. 15. tdis CL = 50 pF; fi = 10 MHz; power dissipation VI = GND to VCC capacitance VCC = 2.5 V CPD [1] [2] [3] [4] [5] [6] Unit Min propagation nY to nZ or nZ to nY; see Fig. 14. delay tpd -40 °C to +125 °C [4] [5] [6] Typical values are measured at Tamb = 25 °C and nominal VCC. tpd is the same as tPLH and tPHL. Propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified capacitance when driven by an ideal voltage source (zero output impedance). ten is the same as tPZH and tPZL. tdis is the same as tPLZ and tPHZ. CPD is used to determine the dynamic power dissipation (PD in μW). 2 2 PD = CPD × VCC × fi × N + Σ{(CL + CS(ON)) × VCC × fo} where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; CS(ON) = maximum ON-state switch capacitance in pF; VCC = supply voltage in V; N = number of inputs switching; 2 Σ{(CL + CS(ON)) × VCC × fo} = sum of the outputs. 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 9 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 11.1. Waveforms and test circuit VI nY or nZ input VM VM GND t PLH t PHL VOH nZ or nY output VM VM VOL 001aaa541 Measurement points are given in Table 10. Logic levels: VOL and VOH are typical output voltage levels that occur with the output load. Fig. 14. Input (nY or nZ) to output (nZ or nY) propagation delays VI nE input VM GND t PLZ nY or nZ output LOW-to-OFF OFF-to-LOW t PZL VCC VM VX VOL t PZH t PHZ nY or nZ output HIGH-to-OFF OFF-to-HIGH VOH VY VM GND switch enabled switch disabled switch enabled 001aaa542 Measurement points are given in Table 10. Logic levels: VOL and VOH are typical output voltage levels that occur with the output load. Fig. 15. Enable and disable times Table 10. Measurement points Supply voltage Input Output VCC VM VM VX VY 1.65 V to 1.95 V 0.5 × VCC 0.5 × VCC VOL + 0.15 V VOH - 0.15 V 2.3 V to 2.7 V 0.5 × VCC 0.5 × VCC VOL + 0.15 V VOH - 0.15 V 2.7 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V 3.0 V to 3.6 V 1.5 V 1.5 V VOL + 0.3 V VOH - 0.3 V 4.5 V to 5.5 V 0.5 × VCC 0.5 × VCC VOL + 0.3 V VOH - 0.3 V 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 10 / 20 74LVC2G66-Q100 Nexperia Bilateral switch VI negative pulse tW 90 % VM 0V VI tf tr tr tf 90 % positive pulse 0V VM 10 % VM VM 10 % tW VEXT VCC VI PULSE GENERATOR RL VO DUT RT CL RL 001aae235 Test data is given in Table 11. Definitions test circuit: RT = Termination resistance should be equal to output impedance Zo of the pulse generator. CL = Load capacitance including jig and probe capacitance. RL = Load resistance. VEXT = External voltage for measuring switching times. Fig. 16. Test circuit for measuring switching times Table 11. Test data Supply voltage Input VCC VI tr, tf CL RL tPLH, tPHL tPZH, tPHZ tPZL, tPLZ 1.65 V to 1.95 V VCC ≤ 2.0 ns 30 pF 1 kΩ open GND 2 × VCC 2.3 V to 2.7 V VCC ≤ 2.0 ns 30 pF 500 Ω open GND 2 × VCC 2.7 V 2.7 V ≤ 2.5 ns 50 pF 500 Ω open GND 6V 3.0 V to 3.6 V 2.7 V ≤ 2.5 ns 50 pF 500 Ω open GND 6V 4.5 V to 5.5 V VCC ≤ 2.5 ns 50 pF 500 Ω open GND 2 × VCC 74LVC2G66_Q100 Product data sheet Load VEXT All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 11 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 11.2. Additional dynamic characteristics Table 12. Additional dynamic characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V); Tamb = 25 °C. Symbol Parameter Conditions Min Typ Max THD total harmonic distortion RL = 10 kΩ; CL = 50 pF; fi = 1 kHz; see Fig. 17. Unit VCC = 1.65 V - 0.032 - % VCC = 2.3 V - 0.008 - % VCC = 3.0 V - 0.006 - % VCC = 4.5 V - 0.005 - % VCC = 1.65 V - 0.068 - % VCC = 2.3 V - 0.009 - % VCC = 3.0 V - 0.008 - % VCC = 4.5 V - 0.006 - % VCC = 1.65 V - 135 - MHz VCC = 2.3 V - 145 - MHz VCC = 3.0 V - 150 - MHz VCC = 4.5 V - 155 - MHz VCC = 1.65 V - 200 - MHz VCC = 2.3 V - 350 - MHz VCC = 3.0 V - 410 - MHz VCC = 4.5 V - 440 - MHz VCC = 1.65 V - > 500 - MHz VCC = 2.3 V - > 500 - MHz VCC = 3.0 V - > 500 - MHz VCC = 4.5 V - > 500 - MHz VCC = 1.65 V - -46 - dB VCC = 2.3 V - -46 - dB VCC = 3.0 V - -46 - dB VCC = 4.5 V - -46 - dB VCC = 1.65 V - -37 - dB VCC = 2.3 V - -37 - dB VCC = 3.0 V - -37 - dB VCC = 4.5 V - -37 - dB RL = 10 kΩ; CL = 50 pF; fi = 10 kHz; see Fig. 17. f(-3dB) -3 dB frequency response RL = 600 Ω; CL = 50 pF; see Fig. 18. RL = 50 Ω; CL = 10 pF; see Fig. 18. RL = 50 Ω; CL = 5 pF; see Fig. 18. αiso isolation (OFF-state) RL = 600 Ω; CL = 50 pF; fi = 1 MHz; see Fig. 19. RL = 50 Ω; CL = 5 pF; fi = 1 MHz; see Fig. 19. 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 12 / 20 74LVC2G66-Q100 Nexperia Bilateral switch Symbol Parameter Conditions Vct crosstalk voltage between digital inputs and switch; RL = 600 Ω; CL = 50 pF; fi = 1 MHz; tr = tf = 2 ns; see Fig. 20. Xtalk Min Typ Max Unit VCC = 1.65 V - - - mV VCC = 2.3 V - 91 - mV VCC = 3.0 V - 119 - mV VCC = 4.5 V - 205 - mV VCC = 1.65 V - - - dB VCC = 2.3 V - -56 - dB VCC = 3.0 V - -56 - dB VCC = 4.5 V - -56 - dB VCC = 1.65 V - - - dB VCC = 2.3 V - -29 - dB VCC = 3.0 V - -28 - dB VCC = 4.5 V - -28 - dB VCC = 1.8 V - 3.3 - pC VCC = 2.5 V - 4.1 - pC VCC = 3.3 V - 5.0 - pC VCC = 4.5 V - 6.4 - pC VCC = 5.5 V - 7.5 - pC between switches; RL = 600 Ω; CL = 50 pF; fi = 1 MHz; see Fig. 21. crosstalk between switches; RL = 50 Ω; CL = 5 pF; fi = 1 MHz; see Fig. 21. Qinj charge injection CL = 0.1 nF; Vgen = 0 V; Rgen = 0 Ω; fi = 1 MHz; RL = 1 MΩ; see Fig. 22. 11.3. Test circuits VCC VIH nE nY/nZ fi 0.5VCC RL nZ/nY 600 Ω 10 µF VO D CL 001aag492 Test conditions: VCC = 1.65 V: Vi = 1.4 V (p-p) VCC = 2.3 V: Vi = 2 V (p-p) VCC = 3 V: Vi = 2.5 V (p-p) VCC = 4.5 V: Vi = 4 V (p-p) Fig. 17. Test circuit for measuring total harmonic distortion 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 13 / 20 74LVC2G66-Q100 Nexperia Bilateral switch VCC 0.5VCC nE VIH 0.1 µF fi RL nY/nZ nZ/nY VO 50 Ω dB CL 001aag491 Adjust fi voltage to obtain 0 dBm level at output. Increase fi frequency until dB meter reads -3 dB. Fig. 18. Test circuit for measuring the frequency response when switch is in ON-state 0.5VCC VCC RL VIL 0.1 µF fi 0.5VCC nE RL nY/nZ nZ/nY VO CL dB 50 Ω 001aag493 Adjust fi voltage to obtain 0 dBm level at input. Fig. 19. Test circuit for measuring isolation (OFF-state) VCC nE nY/nZ G logic input 50 Ω nZ/nY VO RL 600 Ω 0.5VCC CL 0.5VCC 001aag494 Fig. 20. Test circuit for measuring crosstalk voltage (between digital inputs and switch) 0.5VCC 1E VIH 0.1 µF Ri 1Y or 1Z 600 Ω fi RL 1Z or 1Y CHANNEL ON 50 Ω CL 50 pF VO1 0.5VCC 2E VIL RL 2Y or 2Z 2Z or 2Y CHANNEL OFF Ri 600 Ω CL 50 pF VO2 001aag496 20 log10 (VO2 / VO1) or 20 log10 (VO1 / VO2). Fig. 21. Test circuit for measuring crosstalk between switches 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 14 / 20 74LVC2G66-Q100 Nexperia Bilateral switch VCC nE Rgen G logic input nY/nZ nZ/nY VO RL 1 MΩ Vgen CL 0.1 nF 001aag495 a. Test circuit logic input (nE) off on VO off ΔVO mna675 b. Input and output pulse definitions Qinj = ΔVO × CL ΔVO = output voltage variation Rgen = generator resistance Vgen = generator voltage Fig. 22. Test circuit for measuring charge injection 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 15 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 12. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm D E A SOT505-2 X c HE y v M A Z 5 8 A A2 pin 1 index (A3) A1 θ Lp L 1 4 e detail X w M bp 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D(1) E(1) e HE L Lp v w y Z(1) θ mm 1.1 0.15 0.00 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.5 0.47 0.33 0.2 0.13 0.1 0.70 0.35 8° 0° Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION SOT505-2 REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE 02-01-16 --- Fig. 23. Package outline SOT505-2 (TSSOP8) 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 16 / 20 74LVC2G66-Q100 Nexperia Bilateral switch VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm D SOT765-1 E A X c y HE v A Z 5 8 Q A A2 A1 pin 1 index (A3) θ Lp 1 detail X 4 e L w bp 0 5 mm scale Dimensions (mm are the original dimensions) Unit mm A max. max nom min 1 A1 A2 0.15 0.85 0.00 0.60 A3 0.12 D(1) E(2) 0.27 0.23 2.1 2.4 0.17 0.08 1.9 2.2 bp c e HE 0.5 3.2 3.0 L 0.4 Lp Q 0.40 0.21 0.15 0.19 v w y 0.2 0.08 0.1 Z(1) θ 0.4 8° 0.1 0° Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. Outline version SOT765-1 References IEC JEDEC JEITA sot765-1_po European projection Issue date 07-06-02 16-05-31 MO-187 Fig. 24. Package outline SOT765-1 (VSSOP8) 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 17 / 20 74LVC2G66-Q100 Nexperia Bilateral switch 13. Abbreviations Table 13. Abbreviations Acronym Description CMOS Complementary Metal-Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MIL Military MM Machine Model TTL Transistor-Transistor Logic 14. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes 74LVC2G66_Q100 v.3 20181030 - 74LVC2G66_Q100 v.2 Modifications: • • The format of this data sheet has been redesigned to comply with the new identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 74LVC2G66_Q100 v.2 20161214 Modifications: • 74LVC2G66_Q100 v.1 20130416 74LVC2G66_Q100 Product data sheet Product data sheet Product data sheet - 74LVC2G66_Q100 v.1 Table 7: The maximum limits for leakage current and supply current have changed. Product data sheet - All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 - © Nexperia B.V. 2018. All rights reserved 18 / 20 74LVC2G66-Q100 Nexperia Bilateral switch equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. 15. Legal information Data sheet status Document status [1][2] Product status [3] Definition Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Product [short] data sheet Production This document contains the product specification. [1] [2] [3] Please consult the most recently issued document before initiating or completing a design. The term 'short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com. Definitions Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. Disclaimers Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia’s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 19 / 20 74LVC2G66-Q100 Nexperia Bilateral switch Contents 1. General description...................................................... 1 2. Features and benefits.................................................. 1 3. Ordering information....................................................1 4. Marking.......................................................................... 2 5. Functional diagram.......................................................2 6. Pinning information......................................................3 6.1. Pinning.........................................................................3 6.2. Pin description............................................................. 3 7. Functional description................................................. 3 8. Limiting values............................................................. 4 9. Recommended operating conditions..........................4 10. Static characteristics..................................................5 10.1. Test circuits................................................................5 10.2. ON resistance............................................................6 10.3. ON resistance test circuit and graphs........................7 11. Dynamic characteristics.............................................9 11.1. Waveforms and test circuit.......................................10 11.2. Additional dynamic characteristics........................... 12 11.3. Test circuits.............................................................. 13 12. Package outline........................................................ 16 13. Abbreviations............................................................ 18 14. Revision history........................................................18 15. Legal information......................................................19 © Nexperia B.V. 2018. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 30 October 2018 74LVC2G66_Q100 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 3 — 30 October 2018 © Nexperia B.V. 2018. All rights reserved 20 / 20
74LVC2G66DP-Q100H 价格&库存

很抱歉,暂时无法提供与“74LVC2G66DP-Q100H”相匹配的价格&库存,您可以联系我们找货

免费人工找货
74LVC2G66DP-Q100H
  •  国内价格 香港价格
  • 3000+1.886643000+0.23404
  • 6000+1.826206000+0.22654
  • 9000+1.795949000+0.22279
  • 15000+1.7624015000+0.21863
  • 21000+1.7428021000+0.21620
  • 30000+1.7239430000+0.21386

库存:2992

74LVC2G66DP-Q100H

    库存:0