w
RTL8111F-CG
INTEGRATED GIGABIT ETHERNET CONTROLLER
FOR PCI EXPRESS APPLICATIONS
DATASHEET
(CONFIDENTIAL: Development Partners Only)
Rev. 1.1
11 February 2011
Track ID: JATR-2265-11
Realtek Semiconductor Corp.
No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com
RTL8111F
Datasheet
COPYRIGHT
©2011 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document “as is”, without warranty of any kind. Realtek may make improvements
and/or changes in this document or in the product described in this document at any time. This document
could include technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
are trademarks/registered trademarks of their respective owners.
LICENSE
This product is covered by one or more of the following patents: US5,307,459, US5,434,872,
US5,732,094, US6,570,884, US6,115,776, and US6,327,625.
USING THIS DOCUMENT
This document is intended for the software engineer’s reference and provides detailed programming
information.
Though every effort has been made to ensure that this document is current and accurate, more information
may have become available subsequent to the production of this guide.
REVISION HISTORY
Revision
1.0
1.1
Release Date
2011/01/21
2011/02/11
Summary
First release.
Revised IEEE 802.3az Draft 3.2 to IEEE 802.3az-2010.
Revised section 6.7.2 Protocol Offload, page 20.
Integrated Gigabit Ethernet Controller for PCI Express
ii
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
Table of Contents
1.
GENERAL DESCRIPTION ..............................................................................................................................................1
2.
FEATURES .........................................................................................................................................................................3
3.
SYSTEM APPLICATIONS...............................................................................................................................................3
4.
PIN ASSIGNMENTS .........................................................................................................................................................4
4.1.
5.
PIN DESCRIPTIONS.........................................................................................................................................................5
5.1.
5.2.
5.3.
5.4.
5.5.
5.6.
5.7.
5.8.
5.9.
5.10.
6.
PACKAGE IDENTIFICATION ...........................................................................................................................................4
POWER MANAGEMENT/ISOLATION ..............................................................................................................................5
PCI EXPRESS INTERFACE .............................................................................................................................................5
TRANSCEIVER INTERFACE ............................................................................................................................................6
CLOCK .........................................................................................................................................................................6
REGULATOR AND REFERENCE ......................................................................................................................................6
EEPROM ....................................................................................................................................................................7
LEDS ...........................................................................................................................................................................7
SMBUS ........................................................................................................................................................................8
POWER AND GROUND ..................................................................................................................................................8
GPO PIN ......................................................................................................................................................................8
FUNCTIONAL DESCRIPTION.......................................................................................................................................9
6.1.
PCI EXPRESS BUS INTERFACE......................................................................................................................................9
6.1.1. PCI Express Transmitter ........................................................................................................................................9
6.1.2. PCI Express Receiver .............................................................................................................................................9
6.2.
LED FUNCTIONS ..........................................................................................................................................................9
6.2.1. Link Monitor...........................................................................................................................................................9
6.2.2. RX LED ................................................................................................................................................................10
6.2.3. TX LED.................................................................................................................................................................10
6.2.4. TX/RX LED...........................................................................................................................................................11
6.2.5. LINK/ACT LED ....................................................................................................................................................11
6.2.6. Customizable LED Configuration ........................................................................................................................12
6.3.
PHY TRANSCEIVER ...................................................................................................................................................14
6.3.1. PHY Transmitter...................................................................................................................................................14
6.3.2. PHY Receiver .......................................................................................................................................................14
6.3.3. Link Down Power Saving Mode ...........................................................................................................................15
6.3.4. Next Page .............................................................................................................................................................15
6.4.
EEPROM INTERFACE ................................................................................................................................................15
6.5.
POWER MANAGEMENT...............................................................................................................................................16
6.6.
VITAL PRODUCT DATA (VPD)...................................................................................................................................18
6.7.
RECEIVE-SIDE SCALING (RSS) ..................................................................................................................................19
6.7.1. Receive-Side Scaling (RSS) Initialization .............................................................................................................19
6.7.2. Protocol Offload...................................................................................................................................................20
6.7.3. RSS Operation ......................................................................................................................................................20
6.8.
ENERGY EFFICIENT ETHERNET (EEE)........................................................................................................................20
6.9.
PHY DISABLE MODE .................................................................................................................................................20
7.
SWITCHING REGULATOR..........................................................................................................................................21
8.
CHARACTERISTICS......................................................................................................................................................21
8.1.
8.2.
8.3.
8.4.
ABSOLUTE MAXIMUM RATINGS ................................................................................................................................21
RECOMMENDED OPERATING CONDITIONS .................................................................................................................21
CRYSTAL REQUIREMENTS ..........................................................................................................................................22
OSCILLATOR REQUIREMENTS ....................................................................................................................................22
Integrated Gigabit Ethernet Controller for PCI Express
iii
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
8.5.
ENVIRONMENTAL CHARACTERISTICS ........................................................................................................................23
8.6.
DC CHARACTERISTICS ...............................................................................................................................................23
8.7.
AC CHARACTERISTICS ...............................................................................................................................................24
8.7.1. Serial EEPROM Interface Timing ........................................................................................................................24
8.8.
PCI EXPRESS BUS PARAMETERS ................................................................................................................................25
8.8.1. Differential Transmitter Parameters ....................................................................................................................25
8.8.2. Differential Receiver Parameters .........................................................................................................................26
8.8.3. REFCLK Parameters............................................................................................................................................26
8.8.4. Auxiliary Signal Timing Parameters ....................................................................................................................30
9.
MECHANICAL DIMENSIONS......................................................................................................................................31
10.
ORDERING INFORMATION........................................................................................................................................32
Integrated Gigabit Ethernet Controller for PCI Express
iv
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
List of Tables
TABLE 1.
TABLE 2.
TABLE 3.
TABLE 4.
TABLE 5.
TABLE 6.
TABLE 7.
TABLE 8.
TABLE 9.
TABLE 10.
TABLE 11.
TABLE 12.
TABLE 13.
TABLE 14.
TABLE 15.
TABLE 16.
TABLE 17.
TABLE 18.
TABLE 19.
TABLE 20.
TABLE 21.
TABLE 22.
TABLE 23.
TABLE 24.
TABLE 25.
TABLE 26.
TABLE 27.
TABLE 28.
TABLE 29.
POWER MANAGEMENT/ISOLATION ...............................................................................................................................5
PCI EXPRESS INTERFACE ..............................................................................................................................................5
TRANSCEIVER INTERFACE ............................................................................................................................................6
CLOCK ..........................................................................................................................................................................6
REGULATOR AND REFERENCE ......................................................................................................................................6
EEPROM .....................................................................................................................................................................7
LEDS ............................................................................................................................................................................7
SMBUS .........................................................................................................................................................................8
POWER AND GROUND ...................................................................................................................................................8
GPO PIN ......................................................................................................................................................................8
LED SELECT (IO REGISTER OFFSET 18H~19H)..........................................................................................................12
CUSTOMIZED LEDS ...................................................................................................................................................12
FIXED LED MODE .....................................................................................................................................................12
LED FEATURE CONTROL-1........................................................................................................................................13
LED FEATURE CONTROL-2........................................................................................................................................13
LED OPTION 1 & OPTION 2 SETTINGS .......................................................................................................................13
EEPROM INTERFACE ................................................................................................................................................15
ABSOLUTE MAXIMUM RATINGS ................................................................................................................................21
RECOMMENDED OPERATING CONDITIONS .................................................................................................................21
CRYSTAL REQUIREMENTS ..........................................................................................................................................22
OSCILLATOR REQUIREMENTS ....................................................................................................................................22
ENVIRONMENTAL CHARACTERISTICS ........................................................................................................................23
DC CHARACTERISTICS ...............................................................................................................................................23
EEPROM ACCESS TIMING PARAMETERS ..................................................................................................................24
DIFFERENTIAL TRANSMITTER PARAMETERS ..............................................................................................................25
DIFFERENTIAL RECEIVER PARAMETERS .....................................................................................................................26
REFCLK PARAMETERS .............................................................................................................................................26
AUXILIARY SIGNAL TIMING PARAMETERS.................................................................................................................30
ORDERING INFORMATION ..........................................................................................................................................32
List of Figures
FIGURE 1.
FIGURE 2.
FIGURE 3.
FIGURE 4.
FIGURE 5.
FIGURE 6.
FIGURE 7.
FIGURE 8.
FIGURE 9.
FIGURE 10.
FIGURE 11.
FIGURE 12.
FIGURE 13.
FIGURE 14.
PIN ASSIGNMENTS .......................................................................................................................................................4
RX LED ....................................................................................................................................................................10
TX LED ....................................................................................................................................................................10
TX/RX LED..............................................................................................................................................................11
LINK/ACT LED .......................................................................................................................................................11
SERIAL EEPROM INTERFACE TIMING ......................................................................................................................24
SINGLE-ENDED MEASUREMENT POINTS FOR ABSOLUTE CROSS POINT AND SWING ..................................................28
SINGLE-ENDED MEASUREMENT POINTS FOR DELTA CROSS POINT ...........................................................................28
SINGLE-ENDED MEASUREMENT POINTS FOR RISE AND FALL TIME MATCHING ........................................................28
DIFFERENTIAL MEASUREMENT POINTS FOR DUTY CYCLE AND PERIOD ...................................................................29
DIFFERENTIAL MEASUREMENT POINTS FOR RISE AND FALL TIME ...........................................................................29
DIFFERENTIAL MEASUREMENT POINTS FOR RINGBACK ............................................................................................29
REFERENCE CLOCK SYSTEM MEASUREMENT POINT AND LOADING .........................................................................30
AUXILIARY SIGNAL TIMING ......................................................................................................................................30
Integrated Gigabit Ethernet Controller for PCI Express
v
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
1. General Description
The Realtek RTL8111F-CG Gigabit Ethernet controller combines a triple-speed IEEE 802.3 compliant
Media Access Controller (MAC) with a triple-speed Ethernet transceiver, PCI Express bus controller, and
embedded memory. With state-of-the-art DSP technology and mixed-mode signal technology, the
RTL8111F offers high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable.
Functions such as Crossover Detection and Auto-Correction, polarity correction, adaptive equalization,
cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to
provide robust transmission and reception capability at high speeds.
The RTL8111F supports the PCI Express 1.1 bus interface for host communications with power
management, and is compliant with the IEEE 802.3u specification for 10/100Mbps Ethernet and the IEEE
802.3ab specification for 1000Mbps Ethernet. It also supports an auxiliary power auto-detect function,
and will auto-configure related bits of the PCI power management registers in PCI configuration space.
The RTL8111F features embedded One-Time-Programmable (OTP) memory to replace the external
EEPROM (93C46/93C56/93C66).
Advanced Configuration Power management Interface (ACPI)—power management for modern
operating systems that are capable of Operating System-directed Power Management (OSPM)—is
supported to achieve the most efficient power management possible. PCI MSI (Message Signaled
Interrupt) and MSI-X are also supported.
In addition to the ACPI feature, remote wake-up (including AMD Magic Packet and Microsoft Wake-up
frame) is supported in both ACPI and APM (Advanced Power Management) environments. To support
WOL from a deep power down state (e.g., D3cold, i.e., main power is off and only auxiliary exists), the
auxiliary power source must be able to provide the needed power for the RTL8111F.
The RTL8111F supports Protocol offload. It offloads some of the most common protocols to NIC
hardware in order to prevent spurious wake up and further reduce power consumption. The RTL8111F
can offload ARP (IPv4) and NS (IPv6) protocols while in the D3 power saving state.
The RTL8111F supports the ECMA (European Computer Manufacturers Association) proxy for sleeping
hosts standard. The standard specifies maintenance of network connectivity and presence via proxies in
order to extend the sleep duration of higher-powered hosts. It handles some network tasks on behalf of the
host, allowing the host to remain in sleep mode for longer periods. Required and optional behavior of an
operating proxy includes generating reply packets, ignoring packets, and waking the host.
The RTL8111F supports IEEE 802.3az-2010, also known as Energy Efficient Ethernet (EEE). IEEE
802.3az-2010 operates with the IEEE 802.3 Media Access Control (MAC) Sublayer to support operation
in Low Power Idle mode. When the Ethernet network is in low link utilization, EEE allows systems on
both sides of the link to save power.
Integrated Gigabit Ethernet Controller for PCI Express
1
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
The RTL8111F is fully compliant with Microsoft NDIS5, NDIS6 (IPv4, IPv6, TCP, UDP) Checksum and
Segmentation Task-offload (Large send and Giant send) features, and supports IEEE 802 IP Layer 2
priority encoding and IEEE 802.1Q Virtual bridged Local Area Network (VLAN). The above features
contribute to lowering CPU utilization, especially benefiting performance when in operation on a network
server.
The RTL8111F supports Receive-Side Scaling (RSS) to hash incoming TCP connections and
load-balance received data processing across multiple CPUs. RSS improves the number of transactions
per second and number of connections per second, for increased network throughput.
The device also features inter-connect PCI Express technology. PCI Express is a high-bandwidth,
low-pin-count, serial, interconnect technology that offers significant improvements in performance over
conventional PCI and also maintains software compatibility with existing PCI infrastructure.
The RTL8111F is suitable for multiple market segments and emerging applications, such as desktop,
mobile, workstation, server, communications platforms, and embedded applications.
Integrated Gigabit Ethernet Controller for PCI Express
2
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
2. Features
Embedded OTP memory can replace the
external EEPROM
Serial EEPROM
Transmit/Receive on-chip buffer support
Supports power down/link down power
saving/PHY disable mode
Wake-on-LAN and remote wake-up support
Built-in switching regulator
Microsoft NDIS5, NDIS6 Checksum
Offload (IPv4, IPv6, TCP, UDP) and
Segmentation Task-offload (Large send v1
and Large send v2) support
Supports PCI MSI (Message Signaled
Interrupt) and MSI-X
Supports quad core Receive-Side Scaling
(RSS)
Supports Protocol Offload (ARP & NS)
Supports Customized LEDs
Supports 1-Lane 2.5Gbps PCI Express Bus
Supports hardware ECC (Error Correction
Code) function
Supports hardware CRC (Cyclic
Redundancy Check) function
48-pin QFN ‘Green’ package
Integrated 10/100/1000 transceiver
Auto-Negotiation with Next Page capability
Supports PCI Express 1.1
Supports pair swap/polarity/skew correction
Crossover Detection & Auto-Correction
Supports EMAC-393 ECMA ProxZzzy
Standard for sleeping hosts
Supports Full Duplex flow control
(IEEE 802.3x)
Supports jumbo frame to 9K bytes
Fully compliant with IEEE 802.3,
IEEE 802.3u, IEEE 802.3ab
Supports IEEE 802.1P Layer 2 Priority
Encoding
Supports IEEE 802.1Q VLAN tagging
Supports IEEE 802.3az-2010 (EEE)
3. System Applications
PCI Express Gigabit Ethernet on Motherboard, Notebook, or Embedded systems
Integrated Gigabit Ethernet Controller for PCI Express
3
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
4. Pin Assignments
Figure 1.
Pin Assignments
4.1. Package Identification
Green package is indicated by the ‘G’ in GXXXX (Figure 1).
Integrated Gigabit Ethernet Controller for PCI Express
4
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
5. Pin Descriptions
The signal type codes below are used in the following tables:
I: Input
S/T/S: Sustained Tri-State
O: Output
O/D: Open Drain
T/S: Tri-State bi-directional input/output pin
P: Power
5.1. Power Management/Isolation
Symbol
Type
LANWAKEB
O/D
ISOLATEB
I
Table 1. Power Management/Isolation
Pin No Description
Power Management Event: Open drain, active low.
Used to reactivate the PCI Express slot’s main power rails and reference clocks.
28
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on-latch pins.
Isolate Pin: Active low.
Used to isolate the RTL8111F from the PCI Express bus. The RTL8111F will not
26
drive its PCI Express outputs (excluding LANWAKEB) and will not sample its
PCI Express input as long as the Isolate pin is asserted.
5.2. PCI Express Interface
Symbol
REFCLK_P
REFCLK_N
HSOP
HSON
HSIP
HSIN
PERSTB
CLKREQB
Type
I
I
O
O
I
I
Pin No
19
20
22
23
17
18
I
25
O/D
16
Table 2.
Description
PCI Express Interface
PCI Express Differential Reference Clock Source: 100MHz ± 300ppm.
PCI Express Transmit Differential Pair.
PCI Express Receive Differential Pair.
PCI Express Reset Signal: Active low.
When the PERSTB is asserted at power-on state, the RTL8111F returns to a
pre-defined reset state and is ready for initialization and configuration after the
de-assertion of the PERSTB.
Reference Clock Request Signal.
This signal is used by the RTL8111F to request starting of the PCI Express
reference clock.
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on-latch pins.
Integrated Gigabit Ethernet Controller for PCI Express
5
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
5.3. Transceiver Interface
Symbol
MDIP0
Type
IO
Pin No
1
MDIN0
IO
2
MDIP1
IO
4
MDIN1
IO
5
MDIP2
MDIN2
MDIP3
MDIN3
IO
IO
IO
IO
7
8
10
11
Table 3. Transceiver Interface
Description
In MDI mode, this is the first pair in 1000Base-T, i.e., the BI_DA+/- pair, and is
the transmit pair in 10Base-T and 100Base-TX.
In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair
in 10Base-T and 100Base-TX.
In MDI mode, this is the second pair in 1000Base-T, i.e., the BI_DB+/- pair, and is
the receive pair in 10Base-T and 100Base-TX.
In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit
pair in 10Base-T and 100Base-TX.
In MDI mode, this is the third pair in 1000Base-T, i.e., the BI_DC+/- pair.
In MDI crossover mode, this pair acts as the BI_DD+/- pair.
In MDI mode, this is the fourth pair in 1000Base-T, i.e., the BI_DD+/- pair.
In MDI crossover mode, this pair acts as the BI_DC+/- pair.
5.4. Clock
Table 4.
Symbol
CKXTAL1
Type
I
Pin No
43
CKXTAL2
IO
44
Clock
Description
Input of 25MHz Clock Reference.
Input of External Clock Source.
Output of 25MHz Clock Reference.
5.5. Regulator and Reference
Table 5. Regulator and Reference
Description
Switching Regulator 1.0V Output.
3.3V: Enable switching regulator.
ENSWREG
I
33
0V: Disable switching regulator.
VDDREG
P
34, 35
Digital 3.3V Power Supply for Switching Regulator.
RSET
I
46
Reference. External resistor reference.
Note: See section 7, page 21 for additional switching regulator information.
Symbol
REGOUT
Type
O
Pin No
36
Integrated Gigabit Ethernet Controller for PCI Express
6
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
5.6. EEPROM
Symbol
EESK
Type
O
Pin No
37
O/I
32
EEDO
I
31
30
EECS/SCL
O
EEDI/SDA
Table 6. EEPROM
Description
Serial Data Clock.
EEDI: Output to serial data input pin of EEPROM.
SDA: Data interface for TWSI EEPROM.
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on latch pins.
TWSI EEPROM: Power On Latch Value High Voltage
SPI EEPROM: Power On Latch Value Low Voltage
Input from Serial Data Output Pin of EEPROM.
EECS: EEPROM Chip Select.
SCL: Clock interface for TWSI EEPROM.
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on latch pins.
5.7. LEDs
Table 7.
LEDs
Symbol
Type
Pin No Description
See section 6.2.6 Customizable LED Configuration, page 12 for details.
40
LED0
O
37
LED1
O
LED3
O
31
Note 1: During power down mode, the LED signals are logic high.
Note 2: LEDS1-0’s initial value comes from the EEPROM. If there is no EEPROM, the default value of the
(LEDS1, LEDS0)=(1, 1).
When implementing dual color LEDs and EEPROM at the same time:
Pin31 and Pin37 of the RTL8111F are shared pins. Follow the RTLRTL8111F reference design (version
1.00 or later) to select these 2 pins for a dual-color LED circuit. Otherwise, the RTLRTL8111F EEPROM
may not function.
Integrated Gigabit Ethernet Controller for PCI Express
7
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
5.8. SMBus
Symbol
Type
Pin No
SMBCLK
O/D
14
SMBDATA
O/D
15
SMBALERT
O/D
38
Table 8. SMBus
Description
SMBus Clock.
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on-latch pins.
SMBus Data.
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on-latch pins.
SMBus Alert.
Refer to the reference schematic for strapping pin information.
All strapping pins are power-on-latch pins.
5.9. Power and Ground
Table 9. Power and Ground
Symbol
Type
Pin No
Description
DVDD33
P
27, 39
Digital 3.3V Power Supply.
DVDD10
P
13, 29, 41
Digital 1.0V Power Supply.
AVDD10
P
3, 6, 9, 45
Analog 1.0V Power Supply.
EVDD10
P
21
Analog 1.0V Power Supply.
AVDD33
P
12, 42, 47, 48 Analog 3.3V Power Supply.
GND
P
24
Ground.
GND
P
49
Ground (Exposed Pad).
Note: Refer to the latest schematic circuit for correct configuration.
5.10. GPO Pin
Symbol
GPO
Type
O/D
Pin No
38
Table 10. GPO Pin
Description
General Purpose IO Pin (used for Power Saving Feature).
PHY disable mode (Active Low; Default)
Integrated Gigabit Ethernet Controller for PCI Express
8
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6. Functional Description
6.1. PCI Express Bus Interface
The RTL8111F complies with PCI Express Base Specification Revision 1.1, and runs at a 2.5GHz
signaling rate with X1 link width, i.e., one transmit and one receive differential pair. The RTL8111F
supports four types of PCI Express messages: interrupt messages, error messages, power management
messages, and hot-plug messages. To ease PCB layout constraints, PCI Express lane polarity reversal and
link reversal are also supported.
6.1.1.
PCI Express Transmitter
The RTL8111F’s PCI Express block receives digital data from the Ethernet interface and performs data
scrambling with Linear Feedback Shift Register (LFSR) and 8B/10B coding technology into 10-bit code
groups. Data scrambling is used to reduce the possibility of electrical resonance on the link, and 8B/10B
coding technology is used to benefit embedded clocking, error detection, and DC balance by adding an
overhead to the system through the addition of 2 extra bits. The data code groups are passed through its
serializer for packet framing. The generated 2.5Gbps serial data is transmitted onto the PCB trace to its
upstream device via a differential driver.
6.1.2.
PCI Express Receiver
The RTL8111F’s PCI Express block receives 2.5Gbps serial data from its upstream device to generate
parallel data. The receiver’s PLL circuits are re-synchronized to maintain bit and symbol lock. Through
8B/10B decoding technology and data de-scrambling, the original digital data is recovered and passed to
the RTL8111F’s internal Ethernet MAC to be transmitted onto the Ethernet media.
6.2. LED Functions
The RTL8111F supports three LED signals in four configurable operation modes. The following sections
describe the various LED actions.
6.2.1.
Link Monitor
The Link Monitor senses link integrity, such as LINK10, LINK100, LINK1000, LINK10/ACT,
LINK100/ACT, or LINK1000/ACT. Whenever link status is established, the specific link LED pin is
driven low. Once a cable is disconnected, the link LED pin is driven high, indicating that no network
connection exists.
Integrated Gigabit Ethernet Controller for PCI Express
9
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.2.2.
RX LED
In 10/100/1000Mbps mode, blinking of the RX LED indicates that receive activity is occurring.
Figure 2.
6.2.3.
RX LED
TX LED
In 10/100/1000Mbps mode, blinking of the TX LED indicates that transmit activity is occurring.
Figure 3.
Integrated Gigabit Ethernet Controller for PCI Express
TX LED
10
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.2.4.
TX/RX LED
In 10/100/1000Mbps mode, blinking of the TX/RX LED indicates that both transmit and receive activity
is occurring.
Figure 4.
6.2.5.
TX/RX LED
LINK/ACT LED
In 10/100/1000Mbps mode, blinking of the LINK/ACT LED indicates that the RTL8111F is linked and
operating properly. When this LED is high for extended periods, it indicates that a link problem exists.
Figure 5.
Integrated Gigabit Ethernet Controller for PCI Express
LINK/ACT LED
11
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.2.6.
Customizable LED Configuration
The RTL8111F supports customizable LED operation modes via IO register offset 18h~19h. Table 11
describes the different LED actions.
Bit
15:12
11:8
7:4
3:0
Symbol
LEDCntl
LEDSEL3
LEDSEL1
LEDSEL0
Table 11. LED Select (IO Register Offset 18h~19h)
RW
Description
RW
LED Feature Control
RW
LED Select for PINLED3
RW
LED Select for PINLED1
RW
LED Select for PINLED0
When implementing customized LEDs:
Configure IO register offset 18h~19h to support your own LED signals. For example, if the value in the
IO offset 0x18 is 0x0CA9h (0000110010101001b), the LED actions are:
•
LED 0: On only in 10M mode, with blinking during TX/RX
•
LED 1: On only in 100M mode, with blinking during TX/RX
•
LED 3: On only in 1000M mode, with blinking during TX/RX
Speed
LED 0
LED 1
LED 3
Feature Control
Link 10M
Bit 0
Bit 4
Bit 8
Bit 12
Table 12. Customized LEDs
LINK
Link 100M
Link 1000M
Bit 1
Bit 2
Bit 5
Bit 6
Bit 9
Bit 10
Bit 13
Bit 14
ACT/Full
Bit 3
Bit 7
Bit 11
Bit 15
Note: There are two special modes:
LED OFF Mode: Set all bits to 0. All LED pin output become floating (power saving).
Fixed LED Mode: Set Option 1 LED table Mode: LED0=LED1=LED2=1 or 2 (see Table 13).
Bit31~Bit0 Value
1XXX 0001 0001 0001
1XXX 0010 0010 0010
Note: ‘X’ indicates ‘irrelevant’.
Table 13. Fixed LED Mode
LED0
LED1
ACT
LINK
Transmit
LINK
Integrated Gigabit Ethernet Controller for PCI Express
12
LED2
Full Duplex + Collision
Receive
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
Table 14. LED Feature Control-1
Bit12
Bit13
Bit14
LED0 Low Active
LED1 Low Active
LED2 Low Active
Feature Control
0
1
LED0 High Active
LED Pin
LINK=0
LINK>0
10
LED1 High Active
LED2 High Active
Bit15
Indicates Option 1 of Table 16
is selected
Indicates Option 2 of Table 16
is selected
Table 15. LED Feature Control-2
ACT=0
ACT=1
Floating
All Speed ACT
Selected Speed LINK Option 1(see Table 16): Selected Speed LINK+ Selected Speed ACT
Option 2 (see Table 16): Selected Speed LINK+ All Speed ACT
Link Bit
100
1000
Table 16. LED Option 1 & Option 2 Settings
Active Bit
Description
Link
Option 1 LED
Activity
0
LED Off
1
Act10+Act100+Act1G
0
Link1G
1
Link1G
Act1G
0
Link100
1
Link100
Act100
0
Link100+Link1G
1
Link100+Link1G
Act100+Act1G
0
Link10
1
Link10
Act10
0
Link10+Link1G
1
Link10+Link1G
Act10+Act1G
0
Link10+Link100
1
Link10+Link100
Act10+Act100
0
Link10+Link100+Link1G
1
Link10+Link100+Link1G
Act10+Act100+Act1G
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
1
0
1
1
0
1
1
1
0
1
1
0
1
1
1
1
1
1
Note:
Act10 = LED blinking when Ethernet packets transmitted/received at 10Mbps.
Act100 = LED blinking when Ethernet packets transmitted/received at 100Mbps.
Act1G = LED blinking when Ethernet packets transmitted/received at 1000Mbps.
Link10 = LED lit when Ethernet connection established at 10Mbps.
Link100 = LED lit when Ethernet connection established at 100Mbps.
Link1G = LED lit when Ethernet connection established at 1000Mbps.
Integrated Gigabit Ethernet Controller for PCI Express
13
Option 2 LED
Activity
Act10+Act100+Act1G
Act10+Act100+Act1G
Act10+Act100+Act1G
Act10+Act100+Act1G
Act10+Act100+Act1G
Act10+Act100+Act1G
Act10+Act100+Act1G
Act10+Act100+Act1G
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.3. PHY Transceiver
6.3.1.
PHY Transmitter
Based on state-of-the-art DSP technology and mixed-mode signal processing technology, the RTL8111F
operates at 10/100/1000Mbps over standard CAT.5 UTP cable (100/1000Mbps), or CAT.3 UTP
cable (10Mbps).
GMII (1000Mbps) Mode
The RTL8111F’s PCS layer receives data bytes from the MAC through the GMII interface and performs
the generation of continuous code-groups through 4D-PAM5 coding technology. These code groups are
passed through a waveform-shaping filter to minimize EMI effects, and are transmitted onto the 4-pair
CAT5 cable at 125MBaud/s through a D/A converter.
MII (100Mbps) Mode
The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 25MHz (TXC), are converted into
5B symbol code through 4B/5B coding technology, then through scrambling and serializing, are
converted to 125MHz NRZ and NRZI signals. After that, the NRZI signals are passed to the MLT3
encoder, then to the D/A converter and transmitted onto the media.
MII (10Mbps) Mode
The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 2.5MHz (TXC), are serialized into
10Mbps serial data. The 10Mbps serial data is converted into a Manchester-encoded data stream and is
transmitted onto the media by the D/A converter.
6.3.2.
PHY Receiver
GMII (1000Mbps) Mode
Input signals from the media pass through the sophisticated on-chip hybrid circuit to separate the
transmitted signal from the input signal for effective reduction of near-end echo. Afterwards, the received
signal is processed with state-of-the-art technology, e.g., adaptive equalization, BLW (Baseline Wander)
correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5
decoding. Then, the 8-bit-wide data is recovered and is sent to the GMII interface at a clock speed of
125MHz. The RX MAC retrieves the packet data from the receive MII/GMII interface and sends it to the
RX Buffer Manager.
MII (100Mbps) Mode
The MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing
recovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and is then presented to the MII
interface in 4-bit-wide nibbles at a clock speed of 25MHz.
MII (10Mbps) Mode
The received differential signal is converted into a Manchester-encoded stream first. Next, the stream is
processed with a Manchester decoder and is de-serialized into 4-bit-wide nibbles. The 4-bit nibbles are
presented to the MII interface at a clock speed of 2.5MHz.
Integrated Gigabit Ethernet Controller for PCI Express
14
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.3.3.
Link Down Power Saving Mode
The RTL8111F implement link-down power saving, greatly cutting power consumption when the
network cable is disconnected. The RTL8111F automatically enters link down power saving mode ten
seconds after the cable is disconnected from it. Once it enters link down power saving mode, it transmits
normal link pulses on its TX pins and continues to monitor the RX pins to detect incoming signals. After
it detects an incoming signal, it wakes up from link down power saving mode and operates in normal
mode according to the result of the connection.
6.3.4.
Next Page
If 1000Base-T mode is advertised, three additional Next Pages are automatically exchanged between the
two link partners. Users can set PHY Reg4.15 to 1 to manually exchange extra Next Pages via Reg7 and
Reg8 as defined in IEEE 802.3ab.
6.4. EEPROM Interface
Both SPI and TWSI EEPROM interfaces are supported. The SPI interface utilizes a 93C46/93C56/93C66,
which is a 1K-bit/2K-bit/4K-bit, respectively, EEPROM. The EEPROM interface permits the RTL8111F
to read from, and write data to, an external serial EEPROM device.
Values in the internal eFUSE memory or external EEPROM allow default fields in PCI configuration
space and I/O space to be overridden following a power-on or software EEPROM auto-load command.
The RTL8111F will auto-load values from the eFUSE or EEPROM. If the EEPROM is not present and
eFUSE auto-load is bypassed, the RTL8111F initialization uses default values for the appropriate
Configuration and Operational Registers. Software can read and write to the EEPROM using bit-bang
accesses via the 9346CR Register, or using PCI VPD (Vital Product Data). The EEPROM SPI interface
consists of EESK, EECS, EEDO, and EEDI. The TWSI interface shares SCL/SDA with EECS/EEDI.
The correct EEPROM (i.e., 93C46/93C56/93C66) must be used in order to ensure proper LAN function.
Table 17. EEPROM Interface
EEPROM
EECS/SCL
EESK
EEDI/SDA
EEDO
Description
93C46/93C56/93C66 Chip Select.
EEPROM Serial Data Clock.
Output to Serial Data Input Pin of EEPROM.
Output Data Bus.
Integrated Gigabit Ethernet Controller for PCI Express
15
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.5. Power Management
The RTL8111F complies with ACPI (Rev 1.0, 1.0b, 2.0), PCI Power Management (Rev 1.1), PCI
Express Active State Power Management (ASPM), and Network Device Class Power Management
Reference Specification (V1.0a), such as to support an Operating System-directed Power Management
(OSPM) environment.
The RTL8111F can monitor the network for a Wakeup Frame or a Magic Packet, and notify the system
via a PCI Express Power Management Event (PME) Message, Beacon, or the LANWAKEB pin when
such a packet or event occurs. Then the system can be restored to a normal state to process incoming jobs.
When the RTL8111F is in power down mode (D1~D3):
•
The RX state machine is stopped. The RTL8111F monitors the network for wakeup events such as a
Magic Packet and Wakeup Frame in order to wake up the system. When in power down mode, the
RTL8111F will not reflect the status of any incoming packets in the ISR register and will not receive
any packets into the RX on-chip buffer.
•
The on-chip buffer status and packets that have already been received into the RX on-chip buffer
before entering power down mode are held by the RTL8111F.
•
Transmission is stopped. PCI Express transactions are stopped. The TX on-chip buffer is held.
•
After being restored to D0 state, the RTL8111F transmits data that was not moved into the TX on-chip
buffer during power down mode. Packets that were not transmitted completely last time are
re-transmitted.
The D3cold_support_PME bit (bit15, PMC register) and the Aux_I_b2:0 bits (bit8:6, PMC register) in PCI
configuration space depend on the existence of Aux power. If aux. power is absent, the above 4 bits are
all 0 in binary.
Example:
If EEPROM D3c_support_PME = 1:
•
If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC
(if EEPROM PMC = C3 FF, then PCI PMC = C3 FF)
•
If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the
above 4 bits are all 0’s (if EEPROM PMC = C3 FF, then PCI PMC = 03 7E)
In the above case, if wakeup support is desired when main power is off, it is suggested that the EEPROM
PMC be set to C3 FF (Realtek EEPROM default value).
Integrated Gigabit Ethernet Controller for PCI Express
16
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
If EEPROM D3c_support_PME = 0:
•
If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC
(if EEPROM PMC = C3 7F, then PCI PMC = C3 7F)
•
If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the
above 4 bits are all 0’s (if EEPROM PMC = C3 7F, then PCI PMC = 03 7E)
In the above case, if wakeup support is not desired when main power is off, it is suggested that the
EEPROM PMC be set to 03 7E.
Magic Packet Wakeup occurs only when the following conditions are met:
•
The destination address of the received Magic Packet is acceptable to the RTL8111F, e.g., a broadcast,
multicast, or unicast packet addressed to the current RTL8111F.
•
The received Magic Packet does not contain a CRC error.
•
The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the
corresponding wake-up method (message, beacon, or LANWAKEB) can be asserted in the current
power state.
•
The Magic Packet pattern matches, i.e., 6 * FFh + MISC (can be none) + 16 * DID (Destination ID)
in any part of a valid Ethernet packet.
A Wakeup Frame event occurs only when the following conditions are met:
•
The destination address of the received Wakeup Frame is acceptable to the RTL8111F, e.g., a
broadcast, multicast, or unicast address to the current RTL8111F.
•
The received Wakeup Frame does not contain a CRC error.
•
The PMEn bit (CONFIG1#0) is set to 1.
•
The 16-bit CRC* of the received Wakeup Frame matches the 16-bit CRC of the sample Wakeup
Frame pattern given by the local machine’s OS. Or, the RTL8111F is configured to allow direct packet
wakeup, e.g., a broadcast, multicast, or unicast network packet.
Note: 16-bit CRC: The RTL8111F supports eight long-wakeup frames (covering 128 mask bytes from
offset 0 to 127 of any incoming network packet).
Integrated Gigabit Ethernet Controller for PCI Express
17
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
The corresponding wake-up method (message or LANWAKEB) is asserted only when the following
conditions are met:
•
The PMEn bit (bit0, CONFIG1) is set to 1.
•
The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1.
•
The RTL8111F may assert the corresponding wake-up method (message or LANWAKEB) in the
current power state or in isolation state, depending on the PME_Support (bit15~11) setting of the
PMC register in PCI Configuration Space.
•
A Magic Packet, LinkUp, or Wakeup Frame has been received.
•
Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space clears
this bit and causes the RTL8111F to stop asserting the corresponding wake-up method (message or
LANWAKEB) (if enabled).
When the RTL8111F is in power down mode, e.g., D1~D3, the IO, and MEM accesses to the RTL8111F
are disabled. After a PERSTB assertion, the device’s power state is restored to D0 automatically if the
original power state was D3cold. There is almost no hardware delay at the device’s power state transition.
When in ACPI mode, the device does not support PME (Power Management Enable) from D0 (this is the
Realtek default setting of the PMC register auto-loaded from EEPROM). The setting may be changed
from the EEPROM, if required.
6.6. Vital Product Data (VPD)
Bit 31 of the Vital Product Data (VPD) capability structure in the RTL8111F’s PCI Configuration Space
is used to issue VPD read/write commands and is also a flag used to indicate whether the transfer of data
between the VPD data register and the 93C46/93C56/93C66 has completed or not.
Write VPD register: (write data to the 93C46/93C56/93C66):
Set the flag bit to 1 at the same time the VPD address is written to write VPD data to EEPROM. When
the flag bit is reset to 0 by the RTL8111F, the VPD data (4 bytes per VPD access) has been transferred
from the VPD data register to EEPROM.
Read VPD register: (read data from the 93C46/93C56/93C66):
Reset the flag bit to 0 at the same time the VPD address is written to retrieve VPD data from EEPROM.
When the flag bit is set to 1 by the RTL8111F, the VPD data (4 bytes per VPD access) has been
transferred from EEPROM to the VPD data register.
Note1: Refer to the PCI 2.3 Specifications for further information.
Note2: The VPD address must be a DWORD-aligned address as defined in the PCI 2.3 Specifications.
VPD data is always consecutive 4-byte data starting from the VPD address specified.
Note3: Realtek reserves offset 60h to 7Fh in EEPROM mainly for VPD data to be stored.
Note4: The VPD function of the RTL8111F is designed to be able to access the full range of the
93C46/93C56/93C66 EEPROM.
Integrated Gigabit Ethernet Controller for PCI Express
18
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.7. Receive-Side Scaling (RSS)
The RTL8111F complies with the Network Driver Interface Specification (NDIS) 6.0 Receive-Side
Scaling (RSS) technology for the Microsoft Windows family of operating systems. RSS allows packet
receive-processing from a network adapter to be balanced across the number of available computer
processors, increasing performance on multi-CPU platforms.
6.7.1.
Receive-Side Scaling (RSS) Initialization
During RSS initialization, the Windows operating system will inform the RTL8111F that it should store
the following parameters: hash function, hash type, hash bits, indirection table, BaseCPUNumber, and the
secret hash key.
Hash Function
The default hash function is the Toeplitz hash function.
Hash Type
The hash types indicate which field of the packet needs to be hashed to get the hash result. There are
several combinations of these fields, mainly, TCP/IPv4, IPv4, TCP/IPv6, IPv6, and IPv6 extension
headers.
•
TCP/IPv4 requires hash calculations over the IPv4 source address, the IPv4 destination address, the
source TCP port and the destination TCP port.
•
IPv4 requires hash calculations over the IPv4 source address and the IPv4 destination address.
•
TCP/IPv6 requires hash calculations over the IPv6 source address, the IPv6 destination address, the
source TCP port and the destination TCP port.
•
IPv6 requires hash calculations over the IPv6 source address and the IPv6 destination address
(Note: The RTL8111F does not support the IPv6 extension header hash type in RSS).
Hash Bits
Hash bits are used to index the hash result into the indirection table
Indirection Table
The Indirection Table stores values that are added to the BaseCPUNumber to enable RSS interrupts to be
restricted from some CPUs. The OS will update the Indirection Table to rebalance the load.
BaseCPUNumber
The lowest number CPU to use for RSS. BaseCPUNumber is added to the result of the indirection table
lookup.
Secret Hash Key
The key used in the Toeplitz function. For different hash types, the key size is different.
Integrated Gigabit Ethernet Controller for PCI Express
19
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
6.7.2.
Protocol Offload
Protocol offload is a task offload supported by Microsoft Windows 7. It maintains a network presence for
a sleeping higher power host. Protocol offload prevents spurious wake up and further reduces power
consumption. It maintains connectivity while hosts are asleep, including receiving requests from other
nodes on the network, ignoring packets, generating packets while in the sleep state (e.g., the Ethernet
Controller will generate ARP responses if the same MAC and IPv4 address are provided in the
configuration data), and intelligently waking up host systems. The RTL8111F supports the ECMA
(European Computer Manufacturers Association) specification including proxy configuration and
management, IPv4 ARP, IPv6 NDP, and wake-up packets. The RTL8111F also supports optional ECMA
items such as QoS tagged packets and duplicate address detection.
6.7.3.
RSS Operation
After the parameters are set, the RTL8111F will start hash calculations on each incoming packet and
forward each packet to its correct queue according to the hash result. If the incoming packet is not in the
hash type, it will be forwarded to the primary queue. The hash result plus the BaseCPUNumber will be
indexed into the indirection table to get the correct CPU number. The RTL8111F uses three methods to
inform the system of incoming packets: inline interrupt, MSI, and MSIX. Periodically the OS will update
the indirection table to rebalance the load across the CPUs.
6.8. Energy Efficient Ethernet (EEE)
The RTL8111F supports IEEE 802.3az-2010, also known as Energy Efficient Ethernet (EEE), at 10Mbps,
100Mbps, and 1000Mbps. It provides a protocol to coordinate transitions to/from a lower power
consumption level (Low Power Idle mode) based on link utilization. When no packets are being
transmitted, the system goes to Low Power Idle mode to save power. Once packets need to be
transmitted, the system returns to normal mode, and does this without changing the link status and
without dropping/corrupting frames.
To save power, when the system is in Low Power Idle mode most of the circuits are disabled, however,
the transition time to/from Low Power Idle mode is kept small enough to be transparent to upper layer
protocols and applications.
EEE also specifies a negotiation method to enable link partners to determine whether EEE is supported
and to select the best set of parameters common to both devices.
Refer to http://ieee802.org/3/interims/index.html for more details.
6.9. PHY Disable Mode
The RTL8111F can power down the PHY using board-level control signals. Refer to the PHY Disable
Application Note for implementation details.
Integrated Gigabit Ethernet Controller for PCI Express
20
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
7. Switching Regulator
The RTL8111F incorporates a state-of-the-art switching regulator that requires a well-designed PCB
layout in order to achieve good power efficiency and lower the output voltage ripple and input overshoot.
Note that the switching regulator 1.0V output pin (REGOUT) must be connected only to DVDD10,
AVDD10, and EVDD10 (do not provide this power source to other devices).
Note: Refer to the separate RTL8111F layout guide for details.
8. Characteristics
8.1. Absolute Maximum Ratings
WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to
the device, or device reliability will be affected. All voltages are specified reference to GND unless
otherwise specified.
Table 18. Absolute Maximum Ratings
Symbol
Description
Minimum
Maximum
DVDD33, AVDD33
Supply Voltage 3.3V
-0.3
3.6
AVDD10, DVDD10
Supply Voltage 1.0V
-0.3
1.2
EVDD10
Supply Voltage 1.0V
-0.3
1.2
3.3V DCinput
Input Voltage
-0.3
3.6
3.3V DCoutput
Output Voltage
1.0V DCinput
Input Voltage
-0.3
1.2
1.0V DCoutput
Output Voltage
N/A
Storage Temperature
-55
+125
Note: Refer to the most updated schematic circuit for correct configuration.
Unit
V
V
V
V
V
°C
8.2. Recommended Operating Conditions
Table 19. Recommended Operating Conditions
Description
Pins
Minimum
Typical
DVDD33, AVDD33
3.14
3.3
Supply Voltage VDD
AVDD10, DVDD10
0.95
1.0
EVDD10
0.95
1.0
Ambient Operating Temperature TA
0
Maximum Junction Temperature
Note: Refer to the most updated schematic circuit for correct configuration.
Integrated Gigabit Ethernet Controller for PCI Express
21
Maximum
3.46
1.05
1.05
70
125
Track ID: JATR-2265-11
Unit
V
V
V
°C
°C
Rev. 1.1
RTL8111F
Datasheet
8.3. Crystal Requirements
Table 20. Crystal Requirements
Description/Condition
Minimum
Typical Maximum
Parallel Resonant Crystal Frequency Tolerance,
25
Fref
Fundamental Mode, AT-Cut Type.
Parallel Resonant Crystal Frequency Tolerance,
-30
+30
Fref Stability
Fundamental Mode, AT-Cut Type. Ta=0°C~70°C.
Parallel Resonant Crystal Frequency Tolerance,
-50
+50
Fref Tolerance
Fundamental Mode, AT-Cut Type. Ta=25°C.
Fref Duty Cycle Reference Clock Input Duty Cycle.
40
60
ESR
Equivalent Series Resistance.
30
Jitter
Broadband Peak-to-Peak Jitter2
200
DL
Drive Level.
0.3
Note1: The CLK source can come from other places in the system, but it must accord with the parameters above.
Note 2: Broadband RMS=9ps; 25KHz to 25MHz RMS=3ps.
Symbol
Unit
MHz
ppm
ppm
%
Ω
ps
mW
8.4. Oscillator Requirements
Table 21. Oscillator Requirements
Parameter
Condition
Minimum
Typical
Maximum
Unit
Frequency
25
MHz
Frequency Stability
-30
+30
ppm
Ta = 0°C~70°C
Frequency Tolerance
-50
+50
ppm
Ta = 25°C
Duty Cycle
40
60
%
Broadband Peak-to-Peak Jitter2
200
ps
Vpeak-to-peak
TBD
TBD
TBD
V
Rise Time
10
ns
Fall Time
10
ns
0
70
Operation Temp Range
°C
Note 1: The CLK source can come from other places in the system, but it must accord with the parameters above.
Note 2: Broadband RMS=9ps; 25KHz to 25MHz RMS=3ps.
Integrated Gigabit Ethernet Controller for PCI Express
22
Track ID: JATR-2265-11
Rev. 1.1
RTL8111F
Datasheet
8.5. Environmental Characteristics
Parameter
Storage Temperature
Ambient Operating Temperature
Moisture Sensitivity Level (MSL)
Table 22. Environmental Characteristics
Range
-55 ~ +125
0 ~ 70
Level 3
Units
°C
°C
N/A
8.6. DC Characteristics
Table 23. DC Characteristics
Parameter
Conditions
Minimum
3.3V Supply Mean
3.14
Voltage
1.0V Supply Mean
0.95
Voltage
1.0V Supply Mean
EVDD10
0.95
Voltage
Minimum High Level
Voh
Ioh = -4mA
0.9*VDD33
Output Voltage
Maximum Low Level
Vol
Iol = 4mA
0
Output Voltage
Minimum High Level
Vih
2.0
Input Voltage
Maximum Low Level
Vil
Input Voltage
Iin
Input Current
Vin = VDD33 or GND
0
Average Operating Supply
At 1Gbps with heavy
Icc33
Current from 3.3V
network traffic
Average Operating Supply
At 1Gbps with heavy
Icc10
Current from 1.0V
network traffic
Note 1: Refer to the latest schematic circuit for correct configuration.
Note 2: All Supply Mean Voltage power noise
工商网监
湘ICP备2023018690号
